Dual PLL loop for phase noise filtering

Details Dual PLL loop for phase noise filtering Dual PLL loop for phase noise filtering

2011-07-12

2011-07-12

Chang, Joseph (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Plural oscillators controlled

C331S00100A, C331S011000, C331S045000, C331S046000

Reexamination Certificate

active

07978012

ABSTRACT:
System for filtering an input frequency to produce an output frequency having low phase noise. A first PLL includes, in the feedback path, a frequency translation circuit which translates a frequency from a VCO in the first PLL by an offset frequency provided by the second PLL to provide either a sum or difference frequency. The first PLL locks its VCO to a crystal oscillator input frequency translated by the offset frequency due to the frequency translation circuit. A second PLL compares the input frequency to be filtered to the output of the first PLL VCO. The second PLL causes the first PLL VCO to lock to the input frequency by varying the offset frequency it provides to the frequency translation circuit. The bandwidth of the second PLL is significantly smaller than the bandwidth of the first PLL. The filtered output frequency is available from the first PLL VCO.

REFERENCES:
patent: 5194828 (1993-03-01), Kato et al.
patent: 5584067 (1996-12-01), Buer et al.
patent: 5717730 (1998-02-01), Prakash et al.
patent: 5977805 (1999-11-01), Vergnes et al.
patent: 6115586 (2000-09-01), Bezzam et al.
patent: 6259327 (2001-07-01), Balistreri
patent: 6310498 (2001-10-01), Larsson
patent: 6512408 (2003-01-01), Lee et al.
patent: 6670833 (2003-12-01), Kurd et al.
patent: 6686784 (2004-02-01), Chang
patent: 6812797 (2004-11-01), De Veirman et al.
patent: 6895525 (2005-05-01), Wilkie et al.
patent: 6920622 (2005-07-01), Garlepp et al.
patent: 6927638 (2005-08-01), Glenn
patent: 6952124 (2005-10-01), Pham
patent: 7042253 (2006-05-01), Su et al.
patent: 7173462 (2007-02-01), Wang
patent: 2004/0212410 (2004-10-01), Ghazali et al.
patent: 2005/0013396 (2005-01-01), Kliesner et al.
patent: 2005/0168291 (2005-08-01), Karlsson
patent: 2005/0186918 (2005-08-01), Ramet et al.
patent: 2006/0071844 (2006-04-01), Wood
patent: 2006/0250170 (2006-11-01), Wang
PCT International Search Report from PCT/US07/64564 dated Feb. 11, 2008.
Written Opinion of IPEA regarding PCT/US07/64564, Nov. 13, 2009.
An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors, Dunning, Garcia, Lundberg, Nuckolls, Apr. 1995.
Preliminary Report on Patentability (PCT Rule 44bis) Sep. 23, 2008.
Written Opinion Feb. 8, 2008.

Affiliated with

Also associated with

Rating

Dual PLL loop for phase noise filtering does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual PLL loop for phase noise filtering, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual PLL loop for phase noise filtering will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2679797