Dual pipe cache memory with out-of-order issue capability

Details Dual pipe cache memory with out-of-order issue capability Dual pipe cache memory with out-of-order issue capability

1991-03-21

1993-11-09

Robertson, David L.

Boots, shoes, and leggings

36424341, 36424342, G06F 1312, G06F 1208

Patent

active

052610713

ABSTRACT:
A data cache memory apparatus permits load and store instructions to be issued out-of-order. The apparatus includes a memory. An instruction issue apparatus issues an instruction stream containing store and load instructions. The store instructions are completed in two passes, namely a store allocate pass and a corresponding store commit pass. A cache control is connected to the instruction issue apparatus and the memory and issues store and load addresses to the memory in response to instructions from the instruction issue apparatus. A store history table is connected to the cache control and stores a record of the addresses of the memory where data are to be stored, and thus a record of the store allocate passes issued by the instruction issue apparatus for which no corresponding store commit pass has been completed. The cache control responds to the subsequent corresponding store commit pass to issue the store address to the memory and to clear the store instruction from the store history table. If a load instruction designates an address for which a store allocate pass has issued but the corresponding store commit pass has not yet been issued, the cache control determines a conflict and the load instruction is reissued. Provision is made for retrieving data from a secondary cache and for clearing store instructions from the store history table upon detection of a branch error.

REFERENCES:
patent: 4991090 (1991-02-01), Emma et al.
patent: 5155843 (1992-10-01), Stamm et al.

Affiliated with

Also associated with

Rating

Dual pipe cache memory with out-of-order issue capability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual pipe cache memory with out-of-order issue capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual pipe cache memory with out-of-order issue capability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1149795