Boots – shoes – and leggings
Patent
1989-11-17
1993-08-24
Anderson, Lawrence E.
Boots, shoes, and leggings
364DIG1, 3642294, 3642287, 3642319, G06F 1336, G06F 1516, G06F 1580
Patent
active
052396541
ABSTRACT:
A multi-processor system and method arranged, in one embodiment, as an image and graphics processor. The multiprocessor system includes several individual processors all having communication links to several memories. Additional instruction memories are dedicated individually as cache memories to particular processors so that the processors can function in the multiple instruction, multiple data (MIMD) mode. When the processors function in the single instruction, multiple data mode (SIMD) the dedicated memories are reassigned for access by all of the processors for data. A crossbar switch serves to establish the processor memory links. The entire image processor, including the individual processors, the crossbar switch and the memories, is contained on a single silicon chip.
REFERENCES:
patent: 4207609 (1980-06-01), Luiz et al.
patent: 4562535 (1985-12-01), Vincent et al.
patent: 4635250 (1987-01-01), Georgiou
patent: 4644496 (1987-02-01), Andrews
patent: 4683564 (1987-07-01), Young et al.
patent: 4747043 (1988-05-01), Rodman
patent: 4834483 (1989-05-01), Arthurs et al.
patent: 4852083 (1989-07-01), Niehaus et al.
patent: 4920484 (1990-04-01), Ranade
patent: 4968977 (1990-11-01), Chinnaswamy et al.
patent: 4989131 (1991-01-01), Stone
patent: 5053942 (1991-10-01), Srini
patent: 5081575 (1992-01-01), Hiller et al.
"High Resolution Frame Grabbing and Processing Through Parallel Architecture" Daniel Crevier, Electronic Imaging '87, International Electronic Imaging Exposition & Conference, Nov. 2, 1987.
"VITec Parallel C Compiler", by Butler, Electronic Imaging '89, International Electronic Imaging Exposition and Conference, Nov. 1989, pp. 741-747.
"A Single Board Image Computer with 64 Parallel Processors" by Stephen Wilson, Electronic Imaging '87 International Electronic Imaging Exposition & Conference, Nov. 2, 1987.
"The Androx Parallel Image Array Processor", Wayne Threatt, Electronic Imaging '87, International Electronic Imaging Exposition & Conference, Nov. 2, 1987, pp. 1061-1064.
"Design of a Massively Parallel Processor", Kenneth Batcher, IEEE Transactions on Computers, v. C-29, No. 9, Sep. 1988.
"Multiple Digital Signal Processor Environment for Intelligent Signal Processors" by Gass et al., Proceedings of the IEEE, V. 75, No. 9 (Sep. 1987) pp. 1246-1259.
"Architecture and Design of the Mars Hardware Accelerator", AGRA Wall, in 24th ACM/IEEE Design Automation Conference (1987), pp. 101-107.
"Digital Video & Image Processors", by O'Brien, Mather & Holland, IEEE International Solid-State Circuits Conference, Feb. 16, 1989.
"An Architectural Study, Design and Implementation of Digital Image Acquisition Processing and Display Systems with Micro-Processor-Based Personal Computers and Charge-Coupled Device Imaging Technology", a Dissertation by Robert J. Gove, SMU, May 17, 1986.
"A Medium Grained Parallel Computer for Image Processing" by R. S. Cok, published by Digital Technology Center, Eastman Kodak Co., Rochester, N.Y., undated admitted prior art.
"Handling Real Time Images Comes Naturally to Systolic Array Chip", by Hannaway, Shea Bishop, in Electronic Design, pp. 289-300 (1984).
"The Connection Machine", by W. D. Hillis, published in The MIT Press (1985).
"Systolic Array Chip Recognizes Visual Patterns Quicker Than a Wink", by W. W. Smith, P. Sullivan in Electronic Design, pp. 257-266 (1984).
"Real Time 30 Object Tracking in a Rapid Prototyping Environment", Robert J. Gove, Electronic Imaging '88, Oct. 4, 1989, pp. 54-59.
"Integration of Symbolic and Multiple Digital Signal Processors with the Explorer/Odyssey for Image Processing and Understanding-Applications," Robert J. Gove, Proceedings of the IEEE International Symposium of Circuits and Systems, pp. 968-971 (May, 1987).
"The Use of Parallel-Processing Computers in Digital Image Processing", Lew Brown, Electronic Imaging '87, International Electronic Imaging Exposition and Conference, Nov. 2, 1987, pp. 1057-1060.
Balmer Keith
Gove Robert J.
Guttag Karl M.
Ing-Simmons Nicholas K.
Anderson Lawrence E.
Donaldson Richard L.
Ellis Richard Lee
Kesterson James C.
Marshall, Jr. Robert D.
LandOfFree
Dual mode SIMD/MIMD processor providing reuse of MIMD instructio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual mode SIMD/MIMD processor providing reuse of MIMD instructio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual mode SIMD/MIMD processor providing reuse of MIMD instructio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-836013