Pulse or digital communications – Spread spectrum – Direct sequence
Reexamination Certificate
2000-04-17
2004-01-27
Chin, Stephen (Department: 2634)
Pulse or digital communications
Spread spectrum
Direct sequence
C375S316000, C341S143000
Reexamination Certificate
active
06683905
ABSTRACT:
BACKGROUND OF THE INVENTION
(1) Field of the Invention
The present invention relates generally to radio frequency (RF) signal receivers and, more particularly, to a radio frequency receiver having a common dual-mode physical layer architecture capable of receiving and converting to baseband, both direct sequence spread spectrum signals and frequency hopping spread spectrum signals.
(2) Description of the Prior Art
The emergence of the Information Age has resulted in the need to connect virtually all computers into some type of network. Traditionally, groups of computers were networked together through direct, hard-wired connections to form local area networks (LAN), which are often connected to additional networks. Significant expense is associated with running cabling in new structures, as well as replacing, repairing or adding cabling to existing structures. Further, it is difficult to predict the preferred placement for receptacles and location of cabling. In order to eliminate the difficulties associated with cabling and to provide more flexibility in configuring and adding to existing local area networks, wireless local area networks (WLAN) have evolved. These wireless local area networks use radio frequency communications to replace the physical transmission medium of cables. Wireless local area networks are capable of using any number of analog and digital modulation techniques and protocols. In an effort to accommodate multiple modulation techniques, transceivers in wireless local area networks may be configured to deal with multiple modulation techniques.
One known direct conversion receiver for accommodating multiple modulation techniques uses a sample and hold circuit for subsampling an input signal. The output of the sample and hold circuit is applied to a sigma-delta loop to provide a high-speed, low-resolution data stream that in turn is applied to a decimator that provides a high-precision, low data rate signal having quadrature outputs. The above sigma-delta loop utilizes a bandwidth selection signal to select one of a preselected set of conversion bandwidths. In this way, only those signals which are of importance for receiving the modulated information are processed through the sigma-delta loop.
In view of the above, a receiver that is adaptable to multiple protocols and that uses a fixed A/D conversion rate delta-sigma converter is desirable, since such an architecture offers simplicity of design and will generally occupy less area on an integrated circuit than a similar device that uses a sigma-delta converter having a variable bandwidth.
SUMMARY OF THE INVENTION
The present invention is directed to a common receiver architecture for the conversion of RF signals to baseband for both direct sequence spread spectrum (DSSS) and frequency hopping spread spectrum (FHSS) signals. The receiver employs a low-pass delta-sigma modulator as an A/D converter, thereby taking advantage of the noise shaping properties of the quantization noise associated with the delta-sigma modulator. By utilizing an oversampling A/D converter with noise shaping, such as a delta-sigma modulator, the reduced bandwidth requirements for FHSS mode signals can be used to increase the resolution in the data path, enabling demodulation of Gaussian shaped Frequency Shift Keying (GFSK) waveforms. Any DC offset problems can be eliminated by incorporating a carrier error that is large relative to any deviation associated with a received waveform. In this way, errors contributed by DC components will be minimized.
The quantization noise in a low-pass delta-sigma modulator is shaped with lower frequencies containing less quantization noise than higher frequencies. The bandwidth requirements for FHSS are much less than the requirements for DSSS of a common data rate. This reduction in bandwidth in the FHSS waveform allows for an increased number of effective bits out of the delta-sigma modulator by simply placing a low-pass filter on the output of the delta-sigma modulator. Since the bandwidth is larger in the DSSS mode, the bandwidth of the low-pass filter on the output of the delta-sigma modulator can simply be increased to allow more quantization noise to exist at the output of the low-pass filter, thereby decreasing the effective number of bits, but still allowing for the resolution necessary to perform DSSS demodulation. The aforesaid reduction in bandwidth in the FHSS mode allows for the increased resolution necessary to perform FHSS demodulation.
The present invention comprises a low-pass delta-sigma modulator that is implemented as an A/D converter. The A/D converter is followed by a low-pass filter having a variable bandwidth. When demodulating DSSS signals, the bandwidth of the low-pass filter is adjusted to that necessary to capture the DSSS signals. When demodulating FHSS signals, the bandwidth of the low-pass filter is reduced to that necessary to capture the FHSS signals. Due to the noise shaping properties of the A/D converter, the low-pass filter effectively eliminates enough high end quantization noise at the output of the A/D converter to provide the resolution necessary for both DSSS and FHSS demodulation.
Accordingly, one feature of the present invention includes provision of a common architecture dual-mode physical layer capable of performing both DSSS and FHSS demodulation.
Another feature of the present invention includes provision of a receiver that is integrated on a single integrated circuit chip, and that is useable in a wireless local area network to receive both DSSS and FHSS signals.
REFERENCES:
patent: 4313204 (1982-01-01), DeFreitas
patent: 4468794 (1984-08-01), Waters et al.
patent: 4866442 (1989-09-01), Steim et al.
patent: 4878228 (1989-10-01), Takahashi
patent: 5012490 (1991-04-01), Myer
patent: 5077753 (1991-12-01), Grau, Jr. et al.
patent: 5079550 (1992-01-01), Sooch et al.
patent: 5121415 (1992-06-01), Goodman et al.
patent: 5142551 (1992-08-01), Borth et al.
patent: 5309482 (1994-05-01), Wright et al.
patent: 5329553 (1994-07-01), Abbiate et al.
patent: 5345406 (1994-09-01), Williams
patent: 5375146 (1994-12-01), Chalmers
patent: 5553050 (1996-09-01), Yang
patent: 5557272 (1996-09-01), Riggio, Jr.
patent: 5557642 (1996-09-01), Williams
patent: 5602602 (1997-02-01), Hulyalkar
patent: 5612975 (1997-03-01), Becker et al.
patent: 5712635 (1998-01-01), Wilson et al.
patent: 5787125 (1998-07-01), Mittel
patent: 5802118 (1998-09-01), Bliss et al.
patent: 5809060 (1998-09-01), Cafarella et al.
patent: 5812608 (1998-09-01), Välimäki et al.
patent: 5835390 (1998-11-01), Trager
patent: 5880687 (1999-03-01), May et al.
patent: 5959562 (1999-09-01), Wiesbauer
patent: 5963160 (1999-10-01), Wilson et al.
patent: 6005500 (1999-12-01), Gaboury et al.
patent: 6057791 (2000-05-01), Knapp
patent: 6075812 (2000-06-01), Cafarella et al.
patent: 6151354 (2000-11-01), Abbey
patent: 6169506 (2001-01-01), Oprescu et al.
patent: 6324231 (2001-11-01), Huang
patent: 6459743 (2002-10-01), Lipka
patent: 6516183 (2003-02-01), Hellmark
Abeysekera et al., A Comparison of various low-pass filter architectures for sigma-delta demodulators, Jul. 1999, ISCAS '99, Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, vol. 2, page(s) 380-383.*
Mueller et al., A mixed analog-digital realizatiion of the LMS algorithm using sigma-delta modulators, May 1993, 1993 IEEE International Symposium on Circuits and Systems, vol. 1, page(s) 882-885.*
John et al., Highly selective analog filters using Δ Σ based IIR filtering, May 1993, 1993 IEEE International Symposium on Circuits and Systems, vol. 2, page(s) 1302-1305.*
Engelen et al., New stability criteriia for the design of low-pass sigma delta modulators, Aug. 18-20, 1997, 1997 International Symposium on Low Power Electronics and Design, page(s) 114-118.*
Huang et al., Oversampled an analog FIR filters, Jun. 16-17, 1991, 1991 International Conference Proceedings on Circuits and Systems, vol. 2, page(s) 584-587.*
Feldman et al., A 13-Bit, 1.4-MS/s sigma-delta modulator for RF baseband channel applications, O
Kay Michael R.
King Eric J.
Chin Stephen
RF Micro Devices, Inc.
Williams Lawrence
Withrow & Terranova , PLLC
LandOfFree
Dual-mode receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual-mode receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-mode receiver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3187096