Dual loop phase lock loops using dual voltage supply regulators

Details Dual loop phase lock loops using dual voltage supply regulators Dual loop phase lock loops using dual voltage supply regulators

2003-01-03

2004-10-26

Callahan, Timothy P. (Department: 2816)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Particular error voltage control

C331S010000, C331S00100A

Reexamination Certificate

active

06809600

ABSTRACT:

TECHNICAL FIELD
This invention relates to phase lock loops and, in particular, to dual-loop phase lock loops.
BACKGROUND
Clock recovery circuits are required in many of today's high speed integrated circuit devices to generate a clock signal having a certain timing relationship with a reference signal. Clock recovery circuits can be employed to generate clock signals having a synchronous, controlled and/or predetermined relationship with a reference signal such as an external clock signal. By integrating clock recovery circuitry into a clock system of, for example, a microprocessor or synchronous memory device, difficulties relating to maintaining or ensuring signal integrity and clock skew can be overcome. In addition, reliable clocking operations which support very high speed circuit implementations can be achieved.
One type of a clock recovery circuit is a phase lock loop (PLL). A phase lock loop circuit, for example, utilizes a voltage controlled oscillator (VCO) to generate a recovered clock signal having a certain timing relationship with a reference signal. A dual loop phase lock loop can incorporate so-called phase mixers (more appropriately termed “phase adjusters”) in a second loop of the PLL. The phase mixers are associated with voltage controlled oscillator and can provide a feedback loop to a suitable phase frequency detector which detects differences in the phase frequency between the output of the phase mixers (an internal clock) and a reference clock (an external clock).
One problem associated with dual loop phase lock loops is that of trying to maintain high loop bandwidth for the inner analog PLL loop while maintaining low power consumption. Accordingly, this invention arose out of concerns associated with providing improved dual loop phase lock loops having a suitably high inner loop bandwidth while maintaining low power consumption.


REFERENCES:
patent: 4935702 (1990-06-01), Mead et al.
patent: 4987387 (1991-01-01), Kennedy et al.
patent: 5126692 (1992-06-01), Shearer et al.
patent: 5166641 (1992-11-01), Davis et al.
patent: 5315623 (1994-05-01), Kuo
patent: 5334951 (1994-08-01), Hogeboom
patent: 5334953 (1994-08-01), Mijuskovic
patent: 5412349 (1995-05-01), Young et al.
patent: 5477193 (1995-12-01), Burchfield
patent: 5504459 (1996-04-01), Gersbach et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 5642082 (1997-06-01), Jefferson
patent: 5687201 (1997-11-01), McClellan et al.
patent: 5703511 (1997-12-01), Okamoto
patent: 5727037 (1998-03-01), Maneatis
patent: 5739681 (1998-04-01), Allman
patent: 5796673 (1998-08-01), Foss et al.
patent: 5821818 (1998-10-01), Idei et al.
patent: 5854575 (1998-12-01), Fiedler et al.
patent: 5912574 (1999-06-01), Bhagwan
patent: 6054903 (2000-04-01), Fiedler
patent: 6255872 (2001-07-01), Harada et al.
patent: 6504438 (2003-01-01), Chang et al.
Maneatis, “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, IEEE Journal of Solid-State Circuits, vol. 31, No. 11. pp. 1723-1732, (Nov. 1996).
Sidiropoulos et al.; “A Semi-Digital Dual Delay Locked Loop,” IEEE Journal of Solid-State Circuits, vol. 32, No. 11, pp. 1683-1692, (No. 1997).
Garlepp et al.; “A Portable Digital DLL Architecture for CMOS Interface Circuits”, Proceedings of the 1998 Symposium on VLSI Circuits, pp. 214-215, (Jun. 1998).
Von Kaenel, “High-Speed, Low-Power Clock Generator for a Microprocessor Applications,” IEEE Journal of Solid-State Circuits, vol. 33, No. 11; pp. 1634-1639, (Nov. 1998).
Draper et al; “Circuit Techniques in a 266 MHz-Enabled Processor”, IEEE Journal of Solid-State Circuits, vol. 32, No. 11, pp. 1650-1664, (Nov. 1997).
Griffin et al; “A Process-Independent, 800-MB/s DRAM Byte-Wide Interface Featuring Command Interleaving and Concurrent Memory Operation”, IEEE Journal of Solid-State Circuits, vol. 33, No. 11, pp. 1741-1751; (Nov. 1998).
Saieki, “A Direct-Skew-Detect Synchronous Mirror Delay for Application-Specific Integrated Circuits,” IEEE Journal of Solid-State Circuits, vol. 34, No. 3, pp. 372-379, (Mar. 1999).
Lee et al; “A2.5V CMOS Delay-Locked Loop for an 18Mbit, 500Megabyte/s DRAM,” IEEE Journal of Soild-State Circuits, vol. 29, No. 12; pp. 1591-1496, (Dec. 1994).
Sonntag et al, “A Monolithic CMOS 10MHz DPLL for Burst-Mode Data Retiming,” IEEE International Solid States Circuits Conference (ISSCC) Feb. 16, 1990.
Novof et al; “Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locked Range and +50ps Jitter”; IEEE Journal of Solid-State Circuits, vol. 30, No. 11; pp. 1259-1268, (Nov. 1996).
Gardner, “Charge-Pump Phase-Lock Loops”; IEEE Trans. Comm. vol. COM-28, pp. 77-88; (Nov. 1980).
Kondoh et al; “A 622 Mbfs 8+8 ATM Chip Set with Shared Multibuffer Architecture,” IEEE Journal of Solid State Circuits, vol. 28; No. 7, pp. 808-815 (Jul. 1993).
Von Kaenel et al; “A 320 MHz 1.5mW @ 1.35 V CMOS PLL for Microprocessor Clock Generation”, IEEE Journal of Solid-State Ciruits, vol. 31; No. 11; pp. 1715-1722, (Nov. 1996).
Muuskovic et al; Cell-Based Fully Integrated CMOS Frequency Synthesizers, IEEE Journal of Solid-State Circuits, vol. 29, No. 3; pp. 271-279, Mar. 1994.
Young et al; “A PLL Clock Generator with 5 to 100 MHz of Lock Range for Microprocessors” IEEE Journal of Solid-State Circuits, vol. 27, No. 11, pp. 1599-1607, Nov. 1992.
Notani et al, “A 622-MHz CMOS Phase-Locked Loop with Precharge-Type Phase Frequency Detector”, IEEE 1994 Symposium on VLSI Circuits Digest of Technical Papers; pp. 129-130; (1994).
Sidiropoulos et al; “A CMOS 500 Mbps/pln Synchronous Point to Point Link Interface”, IEEE 1994 Symposium on VLSI Circuits Digest of Technical Papers, pp. 43-44 (1994).
Alvarez et al; “A Wide-Bandwidth Low-Voltage PLL for PowerPC Microprocessors”; IEEE 1994 Symposium on VLSI Circuits Digest of Technical Papers, pp. 37-38; (1994).
Rezzi et al., “A PLL-Based Frequency Synthesizer for 160-MHz Double Sampled SC Filters”; IEEE Journal of Solid-State Circuits; vol. 31; No. 10, pp. 1560-1564, (Oct. 1996).
Lee et al; “A CMOS Serial Link for Fully Duplexed Data Communication”, IEEE Journal of Solid-State Circuits, vol. 30, No. 4, pp. 353-363, (Apr. 1995).
Jeong et al, “Design of PLL-Based Clock Generation Circuits”, IEEE Journal of Solid State Circuits, vol. so-22, No. 2; pp. 255-261, (Apr. 1987).
Gu-Yeon Wei et al., “A Variable-Frequency Parallel I/O Interface with Adaptive Power-Supply Regulation,” IEEE Journal of Solid-State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1600-1610.

Affiliated with

Also associated with

Rating

Dual loop phase lock loops using dual voltage supply regulators does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual loop phase lock loops using dual voltage supply regulators, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual loop phase lock loops using dual voltage supply regulators will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3316949