Dual-injection locked frequency dividing circuit

Details Dual-injection locked frequency dividing circuit Dual-injection locked frequency dividing circuit

2008-06-30

2010-02-02

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Frequency or repetition rate conversion or control

C327S117000

Reexamination Certificate

active

07656205

ABSTRACT:
A dual-injection locked frequency dividing circuit is proposed, which is designed for integration to a gigahertz signal processing circuit system for providing a frequency dividing function to gigahertz signals. The proposed circuit architecture is characterized by the provision of a dual-injection interface module on the input end for dividing the input signal into two parts for use as two injection signals, wherein the first injection signal is rendered in the form of a voltage signal and injected through a direct injection manner to the internal oscillation circuitry, while the second injection signal is rendered in the form of an electrical current and injected through a resonant circuit to the internal oscillation circuitry. This feature allow the proposed frequency dividing circuit to have broad frequency locking range and low power consumption.

REFERENCES:
patent: 7522007 (2009-04-01), Jang et al.
patent: 7522008 (2009-04-01), Jang et al.
patent: 7557664 (2009-07-01), Wu
patent: 7557668 (2009-07-01), Jang et al.
patent: 2007/0257735 (2007-11-01), Chan et al.
patent: 2008/0278204 (2008-11-01), Jang et al.
patent: 2009/0027091 (2009-01-01), Yamaguchi et al.
patent: 2009/0033430 (2009-02-01), Jang et al.
patent: 2009/0085682 (2009-04-01), Jang et al.
patent: 2009/0102520 (2009-04-01), Lee et al.
patent: 2009/0184739 (2009-07-01), Chen et al.
patent: 2009/0251177 (2009-10-01), Jang et al.
“Superharmonic Injection-Locked Frequency Dividers”, authored by H.R. Rategh, et al. and published on IEEE Journal of Solid-State Circuits, vol. 34, pp. 813-821, Jun. 1999.
“A 19GHz 0.5mW 0.35 μm CMOS Frequency Divider with Shunt-Peaking Enhancement”, authored by Hui Wu, et al., and published on IEEE International Solid-State Circuits Conference, pp. 412-413 & p. 417, Feb. 2001.
“55 GHz CMOS Frequency Divider with 3.2 GHz Locking Range”, authored by K. Yamamoto, et al. and published on Proc. 30th European Solid-State Circuits Conference, ESSCIRC 2001, pp. 135-138, Sep. 2004.
“A 2.4 GHz Fully Integrated Cascode-Cascade CMOS Doherty Power Amplifier”, authored by Yang, et al. and published on IEEE Microwave and Wireless Components Letters, vol. 19, No. 3, Mar. 2008.

Affiliated with

Also associated with

Rating

Dual-injection locked frequency dividing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual-injection locked frequency dividing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-injection locked frequency dividing circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4178638