Patent
1976-02-25
1977-09-13
Wojciechowicz, Edward J.
357 22, 357 68, H01L 2948, H01L 2980, H01L 2348
Patent
active
040486460
ABSTRACT:
A dual-gate Schottky barrier gate field effect transistor is provided with an intermediate electrode between a first and a second gate electrode. This intermediate electrode forms an ohmic contact with a semiconductor substrate of the transistor. The transistor is produced by etching a first film formed on a planar surface of the substrate by the use of a pair of mask pieces to leave a pair of gate electrodes narrower than the mask pieces and projecting a metal capable of forming an ohmic contact with the semiconductor towards the planar surface perpendicularly thereof. The projected metal provides source and drain electrode on both sides of the gate electrode pair and an intermediate electrode between the gate electrodes. The intermediate electrode may be left floating during operation.
REFERENCES:
patent: 3706014 (1972-12-01), Dean
IBM Tech. Bulletin -- vol. 15, No. 2, July 1972, pp. 532-533, "Double Gate MESFET Memory Cell" -- W. Baechtold.
Furutsuka Takashi
Ishikawa Masaoki
Ogawa Masaki
Nippon Electric Company Limited
Wojciechowicz Edward J.
LandOfFree
Dual-gate Schottky barrier gate fet having an intermediate elect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual-gate Schottky barrier gate fet having an intermediate elect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-gate Schottky barrier gate fet having an intermediate elect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-277768