Dual-frequency matching circuit

Details Dual-frequency matching circuit Dual-frequency matching circuit

2009-01-12

2009-08-11

Jones, Stephen E (Department: 2817)

Wave transmission lines and networks

Coupling networks

With impedance matching

C333S126000

Reexamination Certificate

active

07573352

ABSTRACT:
The connection topology of input terminals (2), elements (4a, 4b, 4cand4d) and load (5) is designed similarly to a “seven-segment display” that is often used to display numerals on a calculator or a digital watch. Specifically, suppose in the three horizontally running segments of the seven-segment display, the top and bottom ones are associated with the input terminals (2) and the load (5) is allocated to the other horizontal one. Then, the other four vertical segments are associated with the elements (4a, 4b, 4cand4d), which may be an inductor with an inductance of 2.521 nH, an inductor with an inductance of 76.157 nH, an inductor with an inductance of 1.907 nH, and a capacitor with a capacitance of 1.429 pF, respectively. By adopting this circuit configuration, the total number of elements can be reduced to four and the loss can be reduced significantly. Since the resonant circuits can be eliminated and the size of the ladder circuit can be reduced, impedance matching is achieved with a high degree of stability in spite of a variation in the impedance of the load (5).

REFERENCES:
patent: 5493311 (1996-02-01), Itoh et al.
patent: 6331815 (2001-12-01), Oshima et al.
patent: 6621376 (2003-09-01), Liu et al.
patent: 2005/0270118 (2005-12-01), Shannon
patent: 2006/0261911 (2006-11-01), Fukuda et al.
patent: 57-46384 (1982-03-01), None
patent: 57-46385 (1982-03-01), None
patent: 06-252791 (1994-09-01), None
patent: 2000-077964 (2000-03-01), None
patent: 2004-242269 (2004-08-01), None
patent: 2006-325153 (2006-11-01), None
Robert E. Collin., “Impedance Transformation and Matching”, An IEEE Press Classic Reissue Foundations for Microwave Engineering, Second Edition, IEEE Press Series on Electromagnetic Wave Theory, pp. 319-325, A John Wiley & Sons, Inc., Publication, New York, USA.
Co-pending U.S. Application: Continuation Application of PCT/JP2008/002351, filed on Jan. 12, 2009.
Co-pending U.S. Application: Continuation Application of PCT/JP20081002348, filed on Jan. 12, 2009.
Co-pending U.S. Application: Continuation Application of PCT/JP2008/002349, filed on Jan. 12, 2009.
Co-pending U.S. Application: Continuation Application of PCT/JP2008/002350, filed on Jan. 12, 2009.
Co-pending U.S. Application: Continuation Application of PCT/JP2008/002352, filed on Jan. 12, 2009.
U.S. Appl. No. 12/261,576, filed on Oct. 30, 2008.
U.S. Appl. No. 12/261,605, filed on Oct. 30, 2008.

Affiliated with

Also associated with

Rating

Dual-frequency matching circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual-frequency matching circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-frequency matching circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4132073