Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Junction field effect transistor
Reexamination Certificate
2002-04-11
2004-06-15
Tran, Minhloan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Junction field effect transistor
C257S331000, C257S401000, C257S074000, C257S206000
Reexamination Certificate
active
06750487
ABSTRACT:
BACKGROUND OF THE INVENTION
Technical Field
The present invention relates generally to the field of semiconductor manufacturing and, more specifically, to a method for forming double gated field effect transistors.
The need to remain cost and performance competitive in the production of semiconductor devices has caused continually increasing device density in integrated circuits. To facilitate the increase in device density, new technologies are constantly needed to allow the feature size of these semiconductor devices to be reduced.
The push for ever increasing device densities is particularly strong in CMOS technologies, such as the in the design and fabrication of field effect transistors (FETs). FETs are used in almost all types of integrated circuit design (i.e., microprocessors, memory, etc.) Unfortunately, increased device density in CMOS FET can result in degradation of performance and/or reliability.
One type of FET that is used in many different applications is a dual gate FET. A dual gate FET has two separate gates in series that are used to control the operation of the FET. For example, in a dual gate NFET, both gates must be high for the transistor to be on. If either gate is low, the transistor does not turn on. Likewise, in a dual gate PFET, both gates must be low for the transistor to be on. If either gate is high, the transistor will not turn on.
Dual gate FETs have many different uses today. Dual gate FETs are used in logic operations, effectively providing a logical NAND operation with one device. Dual gate FETs are also commonly used in radio frequency application where the dual gate structure can be used to provide additional isolation between the drain and the gate. This reduces the possibility of capacitive feedback from the drain back to the gate, and thus improves operation of the device.
Unfortunately, several difficulties arise in the design and fabrication of dual gate transistors. For example, it has been difficult to design dual gate transistors with sufficient device density and current control ability when compared to single gate transistors. This has limited their application to low performance applications.
Thus, there is a need for improved device structures and methods of fabrications of dual gate devices that provide improved device performance and device density.
BRIEF SUMMARY OF THE INVENTION
Accordingly, the present invention provides a dual gate transistor and a method for forming the same that results in improved device performance and density. The present invention uses a double gate design to implement a dual gate transistor. A double gate is a gate which is formed on both sides of the transistor body. The present invention thus provides a transistor with two double gates in series that provide improved current control over traditional dual gate designs. The preferred embodiment of the present invention uses a fin type body with dual double-gates. In a fin type structure, the double gates are formed on each side of a thin fin shaped body, with the body being disposed horizontally between the gates.
In another aspect of the invention, the dual double gates are provided with offset gaps between the double gates. The offset of the gaps allows the size of the gaps to be increased, reducing gate to gate capacitance, while still providing exceptional current control.
The foregoing and other advantages and features of the invention will be apparent from the following more particular description of a preferred embodiment of the invention, as illustrated in the accompanying drawings.
REFERENCES:
patent: 4611184 (1986-09-01), Kumar
patent: 5480838 (1996-01-01), Mitsui
patent: 5757038 (1998-05-01), Tiwari et al.
patent: 5780327 (1998-07-01), Chu et al.
patent: 6097065 (2000-08-01), Forbes et al.
patent: 6150687 (2000-11-01), Noble et al.
patent: 6252284 (2001-06-01), Muller et al.
patent: 6396108 (2002-05-01), Krivokapic et al.
patent: 6458662 (2002-10-01), Yu
patent: 2001/0002715 (2001-06-01), Armacost et al.
patent: 2001/0006832 (2001-07-01), Bae et al.
patent: 1078180 (1989-03-01), None
patent: 1186557 (1989-07-01), None
Fried David M.
Nowak Edward J.
Sabo William D.
Tran Minhloan
Wilson Scott R.
LandOfFree
Dual double gate transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual double gate transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual double gate transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3311845