Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Patent
1997-09-30
2000-05-23
Utech, Benjamin L.
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
438723, 438724, 438733, H01L 21302, H01L 21461
Patent
active
060665696
ABSTRACT:
A process for the manufacture of silicon integrated circuits uses a dual damascene metallization process with an organic intermetal dielectric (14). A pattern to be etched is first etched in a hard mask (16) without exposing the underlying intermetal dielectric (14) and then transferred into the intermetal dielectric (14) on an enlarged scale.y
REFERENCES:
patent: 4472240 (1984-09-01), Kameyama
patent: 4529860 (1985-07-01), Robb
patent: 4950618 (1990-08-01), Sundaresan
patent: 5256583 (1993-10-01), Hollinger
patent: 5259924 (1993-11-01), Mathews
patent: 5378309 (1995-01-01), Rabinzohn
patent: 5492736 (1996-02-01), Laxman
patent: 5614765 (1997-03-01), Avanzino et al.
patent: 5635423 (1997-06-01), Huang et al.
patent: 5652182 (1997-07-01), Cleeves
Braden Stanton C.
Chen Kin-Chan
Siemens Aktiengesellschaft
Utech Benjamin L.
LandOfFree
Dual damascene process for metal layers and organic intermetal l does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual damascene process for metal layers and organic intermetal l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual damascene process for metal layers and organic intermetal l will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1836815