Dual conversion decoder

Details Dual conversion decoder Dual conversion decoder

1994-08-25

1996-09-17

Coded data generation or conversion

Digital code to digital code converters

341102, 341104, H03M 714

Patent

active

055572707

ABSTRACT:
A decoder has first and second decoder circuits for producing dual sets of outputs. The first decoder circuit is responsive to input lines B.sub.1 -B.sub.n representative of a binary value x and has first outputs Z.sub.1 -Z.sub.m where m=2.sup.n. In response to the value x applied to the first decoder, output line Z.sub.x+1 is set high while the remainder are set low. The second decoder circuit comprises m transmission gates serially connected between a first and a second potential. The transmission gates are each directly driven by a respective one of said first outputs Z.sub.1 -Z.sub.m. The second decoder circuit generates second outputs Y.sub.1 -Y.sub.m-1 at junctions of the transmission gates. In response to the value x applied to the first decoder, x number of the outputs Y.sub.1 -Y.sub.m-1 are set high beginning with the least significant output Y.sub.1 and continuing consecutively up to the output Y.sub.x with the remainder being set low.

REFERENCES:
patent: 3631465 (1971-12-01), Heeren
patent: 3851186 (1979-11-01), Koo
patent: 4308526 (1981-12-01), Smith
Tietze, Schenk, Halbleiter-Schaltungstechnik (Semiconductor Circuit Technology), 9th edition, Berlin, Springer-Verlag (Publisher), 1991, pp. 225 and 732-735. No translation provided.

Affiliated with

Also associated with

Rating

Dual conversion decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual conversion decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual conversion decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-416217