Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2005-05-17
2005-05-17
Lam, David (Department: 2818)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185180, C365S185290
Reexamination Certificate
active
06894932
ABSTRACT:
A non-volatile memory device includes a semiconductor substrate and a pair of buried bitlines within the substrate. A bottom dielectric layer is formed over the substrate and a charge trapping dielectric layer is formed over the bottom dielectric layer. A multi-layer top dielectric stack is formed over the charge trapping dielectric layer. The top dielectric stack includes a first oxide layer, a nitride layer, and a second oxide layer. A wordline is formed over the top dielectric stack. The multi-layer top dielectric stack has a reduced electrical thickness, thereby providing a memory device, which is operative to be programmed using a reduced operating voltage of less than about +8 Volts.
REFERENCES:
patent: 6690601 (2004-02-01), Yeh et al.
Haddad Sameer S.
Melik-Martirosian Ashot
Randolph Mark W.
Advanced Micro Devices , Inc.
Lam David
Renner , Otto, Boisselle & Sklar, LLP
LandOfFree
Dual cell memory device having a top dielectric stack does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual cell memory device having a top dielectric stack, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual cell memory device having a top dielectric stack will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3415078