Dual cache memory

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1300

Patent

active

052416380

ABSTRACT:
A dual cache memory system employs a search cache addressed by virtual addresses, the search cache containing a plurality of recently used, pre-translated physical addresses. A map cache contains virtual address bound data and relocation data to map the virtual address space to physical address space. Upon receipt of a virtual address, a search of the search cache is first conducted to retrieve the associated physical address if it has been already translated. If not, a binary search of the memory map using the map cache is conducted to find that map entry whose virtual address bound identifies the region of virtual addresses containing the virtual address being mapped. The physical address is constructed from the retrieved relocation data and virtual address, and is written into the search cache for future use.

REFERENCES:
patent: 3866183 (1975-02-01), Lange
patent: 3896419 (1975-07-01), Lange et al.
patent: 3979726 (1976-09-01), Lange et al.
patent: 4413317 (1983-11-01), Swenson
patent: 4425615 (1984-01-01), Swenson et al.
patent: 4471429 (1984-09-01), Porter et al.
patent: 4471430 (1984-09-01), Bowden et al.
patent: 4525777 (1985-06-01), Webster et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Dual cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual cache memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2304499

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.