Dual bus system

Details Dual bus system Dual bus system

1987-10-23

1991-01-01

Clark, David L.

Boots, shoes, and leggings

G06F 1300

Patent

active

049823213

ABSTRACT:
The data processing system, has at least one memory unit operatively connected to a memory bus, and further has an input/output (I/O) bus controller for interfacing at least one peripheral device to the data processing system. The data processing system comprises a first bus which provides a first transmission medium between the peripheral device and the memory bus. A second bus, provides a second transmission medium between a CPU and the memory bus. A logic element, interposed between the first and second bus, and the memory bus, interfaces the first and second bus to the memory bus in response to request signals from the first and second bus.

REFERENCES:
patent: 4007448 (1977-02-01), Sergeant
patent: 4034347 (1977-07-01), Probert, Jr.
patent: 4144407 (1979-03-01), Zaffignani et al.
patent: 4149239 (1979-04-01), Jenkins et al.
patent: 4403282 (1983-09-01), Holberger et al.
patent: 4403283 (1983-09-01), Myntti et al.
patent: 4403286 (1983-09-01), Fry et al.
patent: 4412283 (1983-10-01), Mor et al.
patent: 4439829 (1984-03-01), Tsiang
patent: 4451883 (1984-05-01), Stanley et al.
patent: 4458313 (1984-07-01), Suzuki et al.
patent: 4459665 (1984-07-01), Miu et al.
Alexandridis, Microprocessor System Design, 1984, p. 28,218.

Affiliated with

Also associated with

Rating

Dual bus system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual bus system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual bus system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2001118