Dual bus computer architecture utilizing distributed arbitrators

Details Dual bus computer architecture utilizing distributed arbitrators Dual bus computer architecture utilizing distributed arbitrators

1997-02-20

1998-01-13

Bowler, Alyssa H.

395308, 395728, 395730, G06F 13368

Patent

active

057087849

ABSTRACT:
A dual bus architecture for a computer system including a number of computer system devices and a number of computer system resources. Each of the computer system devices and computer system resources are coupled by first and second communication busses. First and second bus arbitrators provide bus arbitration functions allowing first and second computer system devices to access first and second computer system resources simultaneously. A method of accessing a number of computer system resources by a number of computer system devices coupled by a dual bus architecture is also provided.

REFERENCES:
patent: 4365295 (1982-12-01), Kateman et al.
patent: 4402040 (1983-08-01), Evett et al.
patent: 4472771 (1984-09-01), Bienvenu et al.
patent: 4695952 (1987-09-01), Howland
patent: 4760521 (1988-07-01), Rehwald et al.
patent: 4771286 (1988-09-01), Niessen et al.
patent: 4787033 (1988-11-01), Bomba et al.
patent: 4837739 (1989-06-01), McGill et al.
patent: 4853846 (1989-08-01), Johnson et al.
patent: 4979100 (1990-12-01), Makris et al.
patent: 5175841 (1992-12-01), Magar et al.
patent: 5418967 (1995-05-01), Simcoe et al.
patent: 5463740 (1995-10-01), Taniai et al.
Q. Yang and R. Ravi, "Design and Analysis of Multiple-Bus Arbiters With Different Priority Schemes", Parabase-90 International Conference on Databases, Parallel Architectures & Their Applications, Mar. 1990, pp. 238-247.
Mahmud et al., "Fault Tolerant Arbiters for Synchronous Multiple Bus Systems", IEEE, Apr. 1991, pp. 1045-1048.

Affiliated with

Also associated with

Rating

Dual bus computer architecture utilizing distributed arbitrators does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual bus computer architecture utilizing distributed arbitrators, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual bus computer architecture utilizing distributed arbitrators will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-333139