Dual bus architecture for a storage device

Details Dual bus architecture for a storage device Dual bus architecture for a storage device

1995-08-11

1998-05-05

Decady, Albert

G06F 1100

Patent

active

057488711

ABSTRACT:
An apparatus includes a first bus, a second bus, and a storage module having a first and second output with the first output being connected to the first bus and a second output being connected to the second bus. A first buffer storage and a second buffer storage in which the first buffer storage is connected to the first bus and the second buffer storage is connected to the second bus. The second buffer storage includes an error correction module. First and second network adapters are connected to the first and second buses respectively. The first network adapter also includes a connection to the first buffer. A processor in the apparatus includes a first processor circuitry for transferring the data using a first path through the first output in the storage module to the first buffer storage and from the first buffer storage to the first network adapter. A second processor circuitry is for transferring data using a second path through the second output to the second buffer storage through the error correction module and from the second buffer storage to the second network adapter, wherein the second processor circuitry is responsive to an error in the storage module.

REFERENCES:
patent: 4190870 (1980-02-01), Avina et al.
patent: 4423448 (1983-12-01), Frandsen
patent: 4484273 (1984-11-01), Stiffler et al.
patent: 4607365 (1986-08-01), Greig
patent: 4701865 (1987-10-01), Goodman
patent: 4783733 (1988-11-01), Greig
patent: 4903227 (1990-02-01), Fukushima
patent: 4920478 (1990-04-01), Kanamatu
patent: 4920479 (1990-04-01), Hashiguchi
patent: 4933846 (1990-06-01), Humphrey et al.
patent: 4972396 (1990-11-01), Rafner
patent: 5109348 (1992-04-01), Pfeiffer et al.
patent: 5119372 (1992-06-01), Verbeek
patent: 5235689 (1993-08-01), Baker
patent: 5289478 (1994-02-01), Barlow et al.
patent: 5313627 (1994-05-01), Amini et al.
patent: 5394526 (1995-02-01), Crouse
patent: 5396596 (1995-03-01), Hashemi
patent: 5402428 (1995-03-01), Kakuta
patent: 5463643 (1995-10-01), Gaskins
patent: 5471586 (1995-11-01), Sefidvash
patent: 5511224 (1996-04-01), Tran et al.
patent: 5524113 (1996-06-01), Gaddis
patent: 5546535 (1996-08-01), Stallmo
patent: 5581566 (1996-12-01), St. John
patent: 5594732 (1997-01-01), Bell
patent: 5600804 (1997-02-01), Ip
patent: 5604509 (1997-02-01), Moore
patent: 5604753 (1997-02-01), Bauer et al.
patent: 5649090 (1997-07-01), Edwards et al.

Affiliated with

Also associated with

Rating

Dual bus architecture for a storage device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual bus architecture for a storage device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual bus architecture for a storage device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-65728