Static information storage and retrieval – Format or disposition of elements
Patent
1996-11-22
1998-11-24
Nelms, David C.
Static information storage and retrieval
Format or disposition of elements
365 52, 365 54, 365226, 365228, 365193, 365 63, G11C 502
Patent
active
058416862
ABSTRACT:
A memory module has DRAM chips mounted on both a front and a back surface but decoupling capacitors mounted on only the front surface. Each decoupling capacitor is for suppressing current spikes from a pair of DRAM chips. The pair of DRAM chips includes a first DRAM chip on the same surface as the capacitor and a second DRAM chip opposite the first DRAM chip on the back surface of the module. The first DRAM chip belongs to a first bank while the second DRAM chip belongs to a second bank. Two RAS signals are for controlling access to the two banks. Since only one bank is accessed at any time, and access causes current spikes, only one bank and only one DRAM chip in the pair of DRAM chips creates a current spike at any time. Thus a capacitor can be shared between the two DRAM chips in the pair. The shared capacitor can be mounted next to or under one of the DRAM chips, or formed within the multi-layer substrate itself. Having capacitors on only one of the surfaces reduces the number of placement sequences required, reducing manufacturing cost.
REFERENCES:
patent: Re35064 (1995-10-01), Hernandez
patent: 4727513 (1988-02-01), Clayton
patent: 4870746 (1989-10-01), Klaser
patent: 4878155 (1989-10-01), Conley
patent: 4882700 (1989-11-01), Mauritz et al.
patent: 5038132 (1991-08-01), Lindblom et al.
patent: 5161086 (1992-11-01), Howard et al.
patent: 5172304 (1992-12-01), Ozawa et al.
patent: 5257233 (1993-10-01), Schaefer
patent: 5261153 (1993-11-01), Lucas
patent: 5270493 (1993-12-01), Inoue et al.
patent: 5307309 (1994-04-01), Protigal et al.
patent: 5329696 (1994-07-01), Morita et al.
patent: 5347258 (1994-09-01), Howard et al.
patent: 5377079 (1994-12-01), Morita et al.
patent: 5384434 (1995-01-01), Mandai et al.
patent: 5400221 (1995-03-01), Kawaguchi
patent: 5428885 (1995-07-01), Takaya et al.
patent: 5469324 (1995-11-01), Henderson et al.
patent: 5504373 (1996-04-01), Oh et al.
patent: 5654929 (1997-08-01), Mote, Jr.
Internal Capacitors & Resistors for Multilayer Ceramic Modules, Lussow, IBM Technical Disclosure Bulletin, Feb. 1978, p. 3436-3437.
Packaging of Integrated Circuits, McIntosh et al., IBM Technical Disclosure Bulletin, Nov. 1972, pp. 1977-1980.
A New Family of Microelectronic Packages for Avionics, Settle, Solid State Technology Jun. 1978, pp. 54-58.
High Denisty Discrete Wiring Offers A Solution to Chip Carrier Design, Lassen et al., Electronic Packaging and Production, Jan. 1983, pp. 218-221 .
Chu Tzu-Yih
Ma Abraham C.
Auvinen Staurt T.
MA Laboratories, Inc.
Nelms David C.
Tran Andrew Q.
LandOfFree
Dual-bank memory module with shared capacitors and R-C elements does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual-bank memory module with shared capacitors and R-C elements , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-bank memory module with shared capacitors and R-C elements will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1710438