Dual addressing arrangement for a communications interface archi

Details Dual addressing arrangement for a communications interface archi Dual addressing arrangement for a communications interface archi

1992-04-16

1997-08-12

Chan, Eddie P.

395413, 395681, G06F 1310

Patent

active

056574711

ABSTRACT:
A dual addressing arrangement comprises a complex address pointer within entries of a communication queue used by a port driver and an port adapter when exchanging information in a host computer. The complex address pointer comprises a virtual address portion and a physical address portion. The port driver uses the virtual address portion to ascertain the location of entry structures, while the port adapter uses the physical address portion to locate the structures in a host memory. The arrangement and interpretation of the address portions of the complex pointers within an entry depend upon the direction of information flow, i.e., the passing of messages from the port driver to the port adapter using a driver-to adapter queue or the passing of responses from the adapter to the driver using an adapter-to-driver queue.

REFERENCES:
patent: 3487375 (1969-12-01), Macon et al.
patent: 4035777 (1977-07-01), Moreton
patent: 4387427 (1983-06-01), Cox et al.
patent: 4419728 (1983-12-01), Larson
patent: 4449182 (1984-05-01), Rubinson et al.
patent: 4777595 (1988-10-01), Strecker et al.
patent: 4829425 (1989-05-01), Bain, Jr. et al.
patent: 4897786 (1990-01-01), Pimm et al.
patent: 4939636 (1990-07-01), Nakagawa et al.
patent: 4956771 (1990-09-01), Neustaedter
patent: 4958277 (1990-09-01), Hill et al.
patent: 4975829 (1990-12-01), Clarey et al.
patent: 5220653 (1993-06-01), Miro
patent: 5239634 (1993-08-01), Buch et al.
Collier et al., "Queued Communication Interface"; IBM Technical Disclosure Bulletin vol. 19, No. 1, Jun. 1976, New York US pp. 217-221.
Publication, "CSR Architecture (DMA Processors), and Optional Framework for DMA-Processors Architectures" Draft 1.0 by P1212 Working Group of the Microprocessor Standards Committee, Standards Subcommittee of the Technical Committee on Microprocessors and Microcomputers of the IEEE Computer Society, Jan. 31, 1990 at pp. 4-12.

Affiliated with

Also associated with

Rating

Dual addressing arrangement for a communications interface archi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual addressing arrangement for a communications interface archi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual addressing arrangement for a communications interface archi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-168975