Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2005-12-20
2005-12-20
Mai, Tan V. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
06978287
ABSTRACT:
An improved digital signal processing (DSP) processor architecture is presented in which word conditioning (e.g., rounding, saturation, etc.) and analysis operations (e.g., block floating point analysis) are implemented in the write datapath to memory. By moving word conditioning operations from the critical path to the write datapath, the throughput of common DSP functional blocks such as multiplier-accumulator (MAC) blocks may be improved. Delays may be further reduced by combining analysis operations with write or move operations.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4871930 (1989-10-01), Wong et al.
patent: 4912345 (1990-03-01), Steele et al.
patent: 5122685 (1992-06-01), Chan et al.
patent: 5128559 (1992-07-01), Steele
patent: 5262974 (1993-11-01), Hausman et al.
patent: 5371422 (1994-12-01), Patel et al.
patent: 5483178 (1996-01-01), Costello et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5754459 (1998-05-01), Telikepalli
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5874834 (1999-02-01), New
patent: 6069487 (2000-05-01), Lane et al.
patent: 6209017 (2001-03-01), Lim et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6441842 (2002-08-01), Fandrianto et al.
patent: 6519620 (2003-02-01), Nguyen et al.
patent: 6597394 (2003-07-01), Duncan et al.
patent: 2002/0061012 (2002-05-01), Thi et al.
patent: 0 461 798 (1991-12-01), None
patent: 2 283 602 (1995-05-01), None
A. Chhabra and R. Iyer, “A Block Floating Point Implementation on the TMS320C54x DSP”, Application Report SPRA610, Texas Instruments, Dec. 1999, pp. 1-10.
The Applications Engineering Staff of Analog Devices, DSP Division,Digital Signal Processing Applications Using the ADSP-2100 Family(edited by Amy Mar), Prentice-Hall, Inc., Englewood Cliffs, NJ, Copyright 1990 by Analog Devices, Inc., Norwood, MA, pp. 141-192.
“TMS320C54x DSP Reference Set, vol. 1: CPU and Peripherals”, Literature No.: SPRU131F, Texas Instruments, Apr. 1999, pp. 2-1 through 2-16 and 4-1 through 4-29.
U.S. Appl. No. 09/124,649, filed Jul. 29, 1998, Ngai et al.
U.S. Appl. No. 09/389,995, filed Sep. 2, 1999, Heile.
U.S. Appl. No. 09/516,921, filed Mar. 2, 2000, Ngai et al.
U.S. Appl. No. 09/924,354, filed Aug. 7, 2001, Langhammer et al.
U.S. Appl. No. 09/955,645, filed Sep. 18, 2001, Langhammer et al.
U.S. Appl. No. 09/969,977, filed Oct. 2, 2001, Langhammer.
“Implementing Multipliers in FLEX 10K EABs”, Technical Brief 5, Altera Corporation, Mar. 1996.
“Xilinx Unveils New FPGA Architecture to Enable High-Performance, 10 Million System Gate Designs”, Xilinx Virtex-II Architecture Technology Backgrounder, Xilinx Inc., Jun. 22, 2000, pp. 1-9.
“Xilinx Announces DSP Algorithms, Tools and Features for Virtex-II Architecture”, Xilinx Inc., Nov. 21, 2000, pp. 1-4.
“Virtex-II 1.5V Field-Programmable Gate Arrays”, Advance Product Specification, DS031-2 (v1.3), Xilinx Inc., Jan. 25, 2001, Module 2 of 4, pp. 1-50.
“Virtex-II 1.5V Field-Programmable Gate Arrays”, Advance Product Specification, DS031-1 (v1.5), Xilinx Inc., Apr. 2, 2001, Module 1 of 4, pp. 1-7.
“Virtex-II 1.5V Field-Programmable Gate Arrays”, Advance Product Specification, DS031-2 (v1.5), Xilinx Inc., Apr. 2, 2001, Module 2 of 4, pp. 1-36.
Albakri Hassan
Altera Corporation
Fish & Neave IP Group of Ropes & Gray LLP
Jackson Robert R.
Mai Tan V.
LandOfFree
DSP processor architecture with write datapath word... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DSP processor architecture with write datapath word..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DSP processor architecture with write datapath word... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3504327