Drivers and receivers for interfacing VLSI CMOS circuits to tran

Details Drivers and receivers for interfacing VLSI CMOS circuits to tran Drivers and receivers for interfacing VLSI CMOS circuits to tran

1990-03-30

1991-06-11

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307443, 307451, 307362, H03K 509

Patent

active

050234889

ABSTRACT:
This invention provides very wide channel, open drain, N-channel CMOS drivers and cascode CMOS receivers for interfacing VLSI CMOS circuits to transmission lines which are terminated by their characteristic resistive impedances to voltage levels on the order of about 1.2 v-2.0 v. These GTL (a coined descriptor) drivers and receivers typically operate with a voltage swing on the order of about 0.8 v-1.4 v on such transmission lines for carrying out binary communications between CMOS circuits configured to operate with standard 5 v rail-to-rail voltage swings for their internal signals.

REFERENCES:
patent: 4486753 (1984-12-01), Saeki et al.
patent: 4779015 (1988-10-01), Erdelyi
patent: 4859877 (1989-08-01), Cooperman et al.

Affiliated with

Also associated with

Rating

Drivers and receivers for interfacing VLSI CMOS circuits to tran does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Drivers and receivers for interfacing VLSI CMOS circuits to tran, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Drivers and receivers for interfacing VLSI CMOS circuits to tran will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-784482