Driver with improved power supply rejection

Details Driver with improved power supply rejection Driver with improved power supply rejection

2011-08-16

2011-08-16

Laxton, Gary L (Department: 2838)

Electricity: power supply or regulation systems

Output level responsive

Using a three or more terminal semiconductive device as the...

C323S225000, C327S134000, C327S540000

Reexamination Certificate

active

07999523

ABSTRACT:
A technique reduces effects of power supply noise on a signal output by an integrated circuit output driver circuit powered at least partially by an external power supply. An integrated circuit includes a first circuit that provides a first version of a signal to be output referenced between a first regulated voltage and a first power supply voltage of an external power supply. A second circuit provides a second version of the signal to be output referenced between a second regulated voltage and a second power supply voltage of the external power supply. A third circuit provides a third version of the signal to be output referenced between the first power supply voltage and the second power supply voltage and based on the first and second versions of the signal to be output and power received from the external power supply.

REFERENCES:
patent: 5121080 (1992-06-01), Scott, III et al.
patent: 5374861 (1994-12-01), Kubista
patent: 5402485 (1995-03-01), Takato et al.
patent: 5440244 (1995-08-01), Richter et al.
patent: 5486778 (1996-01-01), Lou
patent: 5550496 (1996-08-01), Desroches
patent: 5570037 (1996-10-01), Llorens
patent: 5870296 (1999-02-01), Schaffer
patent: 5939904 (1999-08-01), Fetterman et al.
patent: 6028479 (2000-02-01), Babanezhad
patent: 6054881 (2000-04-01), Stoenner
patent: 6147520 (2000-11-01), Kothandaraman et al.
patent: 6280011 (2001-08-01), Schloeman et al.
patent: 6281702 (2001-08-01), Hui
patent: 6300802 (2001-10-01), Smetana
patent: 6373297 (2002-04-01), Lee et al.
patent: 6433579 (2002-08-01), Wang et al.
patent: 6437599 (2002-08-01), Groen
patent: 6445223 (2002-09-01), Thilenius
patent: 6504397 (2003-01-01), Hart et al.
patent: 6529070 (2003-03-01), Nagaraj
patent: 6580292 (2003-06-01), West et al.
patent: 6603329 (2003-08-01), Wang et al.
patent: 6664814 (2003-12-01), Evans et al.
patent: 6670830 (2003-12-01), Otsuka et al.
patent: 6700403 (2004-03-01), Dillon
patent: 6744275 (2004-06-01), Chansungsan
patent: 6744280 (2004-06-01), Morgan et al.
patent: 6760381 (2004-07-01), Lu
patent: 6771136 (2004-08-01), Reynolds
patent: 6812734 (2004-11-01), Shumarayev et al.
patent: 6815980 (2004-11-01), Kerr
patent: 6856178 (2005-02-01), Narayan
patent: 6940302 (2005-09-01), Shumarayev et al.
patent: 6963219 (2005-11-01), Ghia et al.
patent: 7012450 (2006-03-01), Oner et al.
patent: 7034574 (2006-04-01), Li
patent: 7088181 (2006-08-01), Voo
patent: 7145359 (2006-12-01), Hein et al.
patent: 7177616 (2007-02-01), Connell et al.
patent: 2003/0178975 (2003-09-01), Schuellein et al.
patent: 2004/0095104 (2004-05-01), Brooks
patent: 2004/0174215 (2004-09-01), Li et al.
patent: 2005/0184805 (2005-08-01), Murakami
patent: 2005/0212553 (2005-09-01), Best et al.
patent: 2005/0237082 (2005-10-01), Shumarayev et al.
patent: 2005/0285629 (2005-12-01), Hein et al.
patent: 2006/0022753 (2006-02-01), Bonaccio et al.
patent: 2006/0082415 (2006-04-01), Gopinathan et al.
patent: 2006/0091931 (2006-05-01), Leete
patent: 2007/0285128 (2007-12-01), Singor
patent: 2008/0055760 (2008-03-01), Tiwari et al.
Boni, Andrea, et al., “LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35-μm CMOS,”IEEE Journal of Solid-State Circuits, vol. 36, No. 4, Apr. 2001, pp. 706-711.
Chen, Mingdeng, et al., “Low-Voltage Low-Power LVDS Drivers,”IEEE Journal of Solid-State Circuits, vol. 40, No. 2, Feb. 2005, pp. 472-479.
Goldie, John, “LVDS, CML, ECL-differential interfaces with odd voltages,” retrieved from URL http://www.planetanalog.corn/ Jan. 21, 2003, 9 pages.
Heydari, Payam, “Design Issues in Low-Voltage High-Speed Current-Mode Logic Buffers,”GLVSLSI '03, Apr. 28-29, 2003, Washington, DC, USA, 6 pages.
Integrated Circuit Systems, Inc., “HiPerClockS (TM) Application Note, 3.3V LVPECL Driver Termination,” Aug. 2, 2002, 7 pages, retrieved from URL ww.iest.com/products/hiperclocks.html.
Ju, Jeff, “Interfacing LVDS with other differential-I/O types,” retrieved from URL www.eda.com, Oct. 30, 2003, pp. 81-82, 84 and 86.
Kumric, Marijan, et al., “Digitally tuneable on-chip line termination resistor for 2.6Gbit/s LVDS receiver in 0.25μ standard CMOS technology,” inProceedings of the 27thEuropean Solid-State Circuits Conference(ESSCIRC 2001), Sep. 18-20, 2001, pp. 241-244.
Ma, Jimmy, “Termination Schemes and Design Guidelines for 3.3V LVPECL Driver,” Application Note #73, Pericom Semiconductor Corporation, San Jose, CA, 2 pages, retrieved May 19, 2004 from URL www.pericom.com.
Maxim High-Frequency/Fiber Communications Group, “Introduction to LVDS, PECL, and CML,” Application Note: HFAN-1.0, Rev. 0, Sep. 2000, pp. i-14.
Micrel Semiconductor, “High-Speed PECL and LVPECL Termination,” 2 pages, retrieved from URL www.micrel.com/solutions.shtml.
Silicon Laboratories Product Sheet AN59, “Optimizing Design and Layout for the Si5318/20/21/64 Clock ICs,” Rev. 1.0, Jun. 2005, 19 pages.
Von Herzen, Brian and Brunetti, Jon, “Virtex-E LVPECL Receivers in Multi-Drop Applications,” XILINX Application Note: Virtex-E Family, XAPP237, v1.1, Feb. 24, 2000, 8 pages, retrieved from URL www.xilinx.com.
Yang, Ken, “Modified LDO Regulator Sinks PECL-Termination Current,”Planet Analog, Jun. 28, 2005, 4 pages, retrieved Sep. 2, 2005 from URL http://www.planotanalog.com/showArticle?articleID=164903593.

Affiliated with

Also associated with

Rating

Driver with improved power supply rejection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Driver with improved power supply rejection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Driver with improved power supply rejection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2625850