Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1991-09-18
1992-09-15
Fears, Terrell W.
Static information storage and retrieval
Addressing
Plural blocks or banks
365 51, 36518904, 365207, 36523006, G11C 1300
Patent
active
051484013
ABSTRACT:
In a dynamic random access memory comprising first and second memory cell arrays, and a plurality of word lines, each split into two sections extending through the first and the second memory cell arrays, respectively, word line drive circuits are divided into three blocks. The first block is disposed between the inner sides of the memory cell arrays and connected to the inner ends of the alternate word line sections. The second and the third blocks are disposed adjacent to the outer sides of the memory cell arrays and are connected to the outer ends of the intervening word line sections. Because the word line drive circuits for the respective word lines are disposed on both sides of each memory cell array, alternately, the area for the word line drive circuit for each word line can extend twice the pitch of the word lines. Thus, the pitch of the word lines can be reduced, or the size of the word line drive transistors can be increased, enabling a higher degree of integration.
REFERENCES:
patent: 3402398 (1968-09-01), Koerner et al.
patent: 4330852 (1982-05-01), Redwine et al.
Murashima Yoshihiro
Sekino Yoshimasa
Fears Terrell W.
Manzo Edward D.
OKI Electric Industry Co., Ltd.
LandOfFree
DRAM with split word lines does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DRAM with split word lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM with split word lines will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-742162