Dram with a vertical capacitor and transistor

Details Dram with a vertical capacitor and transistor Dram with a vertical capacitor and transistor

1989-10-30

1991-04-09

James, Andrew J.

357 41, 357 55, H01L 2978

Patent

active

050069098

ABSTRACT:
A dynamic random access memory array is formed using vertical transistors and capacitors. The capacitor for each memory cell has one electrode formed in a lower region of a pillar and a second electrode in a conductive fill surrounding the lower region of the pillar. The transistor of each cell has its source, drain, and channel also formed in a single pillar. The gate of each cell is a conductive layer surrounding the channel. The conductive layer is above and insulated from the conductive fill. The conductive layer is also conveniently the word line which continuously extends from one cell in a particular row to the next cell of that row. Contact to the cell is made to the top of the pillar which is doped to the same type as that of the lower region of the pillar. The areas between the pillars is filled with insulating material but the top of the pillar is exposed. Metal bit lines are thus conveniently formed in contact with the top of the pillar which is the input/output for the cell.

REFERENCES:
patent: 4894696 (1990-01-01), Takeda et al.

Affiliated with

Also associated with

Rating

Dram with a vertical capacitor and transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dram with a vertical capacitor and transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dram with a vertical capacitor and transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2038440