Dram refresh controller with improved bus arbitration scheme

Details Dram refresh controller with improved bus arbitration scheme Dram refresh controller with improved bus arbitration scheme

1992-11-24

1994-09-06

Dixon, Joseph L.

Boots, shoes, and leggings

364DIG1, 364DIG2, 3642426, 3642383, 395275, G06F 1328

Patent

active

053455770

ABSTRACT:
A cache controller with both burst and hidden refresh modes. In the burst mode, refresh requests are counted, but not acted on, until a predetermined number of refresh requests have been received. At that time, multiple refreshes are done in a single sequence. Although the amount of time taken for actually refreshing the memory is the same, the time needed for arbitration to obtain control of the necessary busses is reduced, giving an overall savings of time. In the hidden refresh mode, a refresh is done, but no hold signal is sent back to stop the CPU while the refresh is being done. Circuitry is provided which allows local memory accesses, but holds other memory accesses until the refresh is completed. Thus, local memory accesses, which expect data quickly, are not inhibited and other memory accesses, which the CPU expects may take some time, can be held up without the CPU knowing.

REFERENCES:
patent: 4760521 (1988-07-01), Rehwald et al.
patent: 4787032 (1988-11-01), Culley
patent: 4796232 (1989-01-01), House
patent: 4884234 (1989-11-01), Keys et al.
patent: 4991112 (1991-02-01), Callemyn
patent: 5072420 (1991-12-01), Conley et al.
patent: 5125088 (1992-06-01), Culley
patent: 5179667 (1993-01-01), Iyer
patent: 5179705 (1993-01-01), Kent
patent: 5193193 (1993-03-01), Iyer

Affiliated with

Also associated with

Rating

Dram refresh controller with improved bus arbitration scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dram refresh controller with improved bus arbitration scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dram refresh controller with improved bus arbitration scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1335714