DRAM power-source controller that reduces current...

Details DRAM power-source controller that reduces current... DRAM power-source controller that reduces current...

2002-09-23

2004-09-14

Auduong, Gene (Department: 2818)

Static information storage and retrieval

Powering

C365S227000, C365S229000, C365S189090

Reexamination Certificate

active

06791894

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to a power-source controller for reducing the current consumption when a DRAM is standby.
DESCRIPTION OF THE RELATED ART
In general, when a DRAM is standby, /RAS and /CAS which are external clock signals are fixed to H-level and bit lines are equalized and a data bus and peripheral circuit are initialized. Main circuits consuming a current when the DRAM is standby are a word-line-voltage step-up circuit and a back-bias step-down circuit. When it is detected by a sensor the word-line voltage and back bias respectively become lower than a certain value even under a standby state, they are pumped by an oscillator and their set values are held. Therefore, current is always consumed by the sensor and pumping even under a standby state. Moreover, when a word line and a bit line are short-circuited in a memory cell by a process defect, a current is always consumed between a power source (VCC) and the GND (VSS).
As the demand of a DRAM for a portable unit rises, less current consumption is requested. However, in the case of the prior art, there is only a method for lowering a power-source voltage in order to reduce the current consumption under a standby state. In the case of this method, control by an actual unit is very complex.
SUMMARY OF THE INVENTION
A power-source controller of an DRAM of the present invention is provided with power-source-voltage control means for supplying the voltage of an external power source as that of an internal power source when detecting the enable state of the DRAM and supplying a voltage lower than the voltage of the external power source to the internal power source when detecting the disable state of the DRAM.
Moreover, a DRAM power-source controller of the present invention is provided with power-source-voltage control means for supplying the voltage of an external power source as that of an internal power source when detecting the enable state of the DRAM and setting the internal power source to the ground level when detecting the disable state of the DRAM.


REFERENCES:
patent: 5659517 (1997-08-01), Arimoto et al.
patent: 5724297 (1998-03-01), Noda et al.
patent: 6226224 (2001-05-01), Banba et al.
patent: 6335895 (2002-01-01), Sugibayashi
patent: 6549480 (2003-04-01), Hosogane et al.

Affiliated with

Also associated with

Rating

DRAM power-source controller that reduces current... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM power-source controller that reduces current..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM power-source controller that reduces current... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3190497