DRAM implementation for more efficient use of silicon area

Details DRAM implementation for more efficient use of silicon area DRAM implementation for more efficient use of silicon area

1996-08-26

1998-05-05

Nelms, David C.

Static information storage and retrieval

Addressing

Plural blocks or banks

365 51, 365 63, 365 69, G11C 800

Patent

active

057485526

ABSTRACT:
A system and method for a dynamic random access memory. The dynamic random access memory further comprises a memory block and a plurality of data lines. The memory block further comprises a plurality of memory cells. The plurality of memory cells are arranged into a plurality of rows and a plurality of columns. The plurality of data lines is proportional to the plurality of columns. Each of the plurality of data lines is substantially parallel to the plurality of columns.

REFERENCES:
patent: 5457648 (1995-10-01), Eisig

Affiliated with

Also associated with

Rating

DRAM implementation for more efficient use of silicon area does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM implementation for more efficient use of silicon area, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM implementation for more efficient use of silicon area will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-62657