DRAM having a power supply voltage lowering circuit

Details DRAM having a power supply voltage lowering circuit DRAM having a power supply voltage lowering circuit

1999-08-03

2000-09-19

Nguyen, Viet Q.

Static information storage and retrieval

Powering

365227, 365228, 36518901, 365233, G11C 800

Patent

active

061222151

ABSTRACT:
A DRAM includes first to third voltage lowering-circuits for lowering a power supply voltage supplied from the exterior and supplying the lowered voltage to an internal circuit. The first to third voltage lowering circuits are separately provided. The first voltage lowering circuit is a feedback type circuit having a P-channel MOS transistor. The first voltage lowering circuit is an exclusive circuit for creating a first potential by lowering thus power supply voltage supplied from the exterior and supplying a thus created lowered power supply voltage to a RAM signal input buffer, CAS signal input buffer and WE signal input buffer. The second voltage lowering circuit is a feedback type circuit having a P-channel MOS transistor or source follower type circuit having an N-channel MOS transistor. The second voltage lowering circuit is an exclusive circuit for creating a second potential by lowering the power supply voltage supplied from the exterior and supplying a thus created lowered power supply voltage to a V.sub.BL generating circuit for generating a bit line precharge potential and a V.sub.PL generating circuit for generating a cell plate potential. The third voltage lowering circuit is a source follower type circuit having an N-channel MOS transistor. The third voltage lowering circuit is a circuit for creating a third potential by lowering the power supply voltage supplied from the exterior and supplying a thus created lowered power supply voltage to all of the other internal circuits except the above circuits.

REFERENCES:
patent: 4933907 (1990-06-01), Kumanoya et al.
patent: 5264743 (1993-11-01), Nakagome et al.
patent: 5450361 (1995-09-01), Iwahashi et al.
patent: 5490119 (1996-02-01), Sakurai
patent: 5519657 (1996-05-01), Arimoto
patent: 5526313 (1996-06-01), Itoh et al.
patent: 5554942 (1996-09-01), Herr et al.
patent: 5619446 (1997-04-01), Yoneda
patent: 5650970 (1997-07-01), Kai
patent: 5654577 (1997-08-01), Nakamura et al.
patent: 5731727 (1998-03-01), Iwamoto et al.
patent: 5751639 (1998-05-01), Ohsawa
patent: 5859799 (1999-01-01), Matsumoto et al.
patent: 5867446 (1999-02-01), Konishi et al.
patent: 5886946 (1999-03-01), Ooishi
patent: 5894446 (1999-04-01), Itou
patent: 5933383 (1999-08-01), Ohsawa
1986 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 272 and 273, Furuyama, et al., "An Experimental 4Mb CMOS DRAM" .

Affiliated with

Also associated with

Rating

DRAM having a power supply voltage lowering circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM having a power supply voltage lowering circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM having a power supply voltage lowering circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1080103