Boots – shoes – and leggings
Patent
1991-08-29
1995-02-07
Harvey, Jack B.
Boots, shoes, and leggings
395425, 364239, 3642393, 3642434, 36424341, 364254, 3642541, 364DIG1, G06F 1200, G06F 1206, G06F 1300, G06F 1323
Patent
active
053882407
ABSTRACT:
A data mechanism having a random access memory (RAM) which has a plurality of groups of memory chips, each group being divisible into two equally sized chip sets. Each group of memory chips is addressed by a first address and each individual memory chip is addressed by a second address. The random access memory contains stored data. A cache, connected to the RAM, stores a portion of data stored in the RAM and is accessed by a cache address for separately reading requested data therefrom. The cache provides a cache miss signal when it does not contain the requested data. A CPU, connected to the cache and the RAM, receives the cache miss signal and provides responsive thereto, a starting address to the random access memory for starting a block transfer from the random access memory to the cache in two shots. The starting address includes the first address and the second address. The starting address identifies the group and individual chip within the group which contains the first bit which, when attempted to be read from the cache, caused the cache miss signal. A decoder, connected to the CPU and the random access memory, receives the starting address from the CPU and enables a first block data transfer from a first chip set in a first shot of the two shots starting from said first bit which caused the cache miss signal, and further enables a second block data transfer from a second chip set in a second of the shots.
REFERENCES:
patent: 3588829 (1971-06-01), Boland
patent: 3670307 (1972-06-01), Arnold et al.
patent: 3705388 (1972-12-01), Nishimoto
patent: 3806888 (1974-04-01), Brickman et al.
patent: 4189772 (1980-02-01), Liptay
patent: 4317168 (1982-02-01), Messina et al.
patent: 4400770 (1983-08-01), Chan et al.
patent: 4796222 (1989-01-01), Aichelmann, Jr. et al.
patent: 4992979 (1991-02-01), Aichelmann, Jr. et al.
patent: 5131083 (1992-07-01), Crawford et al.
patent: 5226147 (1993-07-01), Fujishima et al.
patent: 5255378 (1993-10-01), Crawford et al.
Gunther, "An Integrated Pre-Access Architecture for CMOS SRAM" IEEE Journal of Solid-State Circuits, vol. 27, No. 6 Jun. 92, pp. 901-907.
Olderdissen Ulrich
Walz Manfred
Gonzalez Floyd A.
Harvey Jack B.
International Business Machines - Corporation
Murray James E.
Whitfield Michael A.
LandOfFree
DRAM chip and decoding arrangement and method for cache fills does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DRAM chip and decoding arrangement and method for cache fills, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM chip and decoding arrangement and method for cache fills will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1117154