Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Patent
1995-06-06
2000-04-18
Donaghue, Larry D.
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
712 43, 712229, G06F 1500
Patent
active
060527730
ABSTRACT:
A single chip microprocessor or memory device has reprogrammable characteristics according to the invention. In the case of the microprocessor, a fixed processing cell is provided as is common to perform logic calculations. A portion of the chip silicon real-estate, however, is dedicated a programmable gate array. This feature enables application-specific configurations to allow adaptation to the particular time-changing demands of the microprocessor and provide the functionality required to best serve those demands. This yields application acceleration and in system-specific functions. In other cases the configurable logic acts as network interface, which allows the same basic processor design to function in any environment to which the interface can adapt.
The invention also concerns a memory device having a plurality of memory banks and configurable logic units associated with the memory banks. An interconnect is provided to enable communication between the configurable logic units. These features lessen the impact of the data bottle-neck associated with bus communications, since the processing capability is moved to the memory in the form programmable logic, which can be configured to the needs of the specific application. The inherently large on-chip bandwidth can then be utilized to increase the speed at which bulk data is processed.
REFERENCES:
patent: 4336601 (1982-06-01), Tanaka
patent: 4354228 (1982-10-01), Moore et al.
patent: 4493029 (1985-01-01), Thierbach
patent: 4594661 (1986-06-01), Moore et al.
patent: 4700187 (1987-10-01), Furtek
patent: 4748585 (1988-05-01), Chiarulli et al.
patent: 4771285 (1988-09-01), Agrawal et al.
patent: 4791602 (1988-12-01), Resnick
patent: 4870302 (1989-09-01), Freeman
patent: 4879688 (1989-11-01), Turner et al.
patent: 4918440 (1990-04-01), Furtek
patent: 4969121 (1990-11-01), Chan et al.
patent: 4992933 (1991-02-01), Taylor
patent: 5019736 (1991-05-01), Furtek
patent: 5027315 (1991-06-01), Agrawal et al.
patent: 5038386 (1991-08-01), Li
patent: 5081375 (1992-01-01), Pickett et al.
patent: 5301344 (1994-04-01), Kolchinsky
patent: 5315178 (1994-05-01), Snider
patent: 5336950 (1994-08-01), Popli et al.
patent: 5352940 (1994-10-01), Watson
patent: 5361373 (1994-11-01), Gilson
patent: 5379382 (1995-01-01), Work et al.
patent: 5426378 (1995-06-01), Ong
patent: 5737631 (1998-04-01), Trimberger
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5748979 (1998-05-01), Trimberger
patent: 5752035 (1998-05-01), Trimberger
DeHon, Notes on Coupling Processors with Reconfigurable Logic, Mar. 1995.
Estrin et al. "Parallel Processing in a Restructurable Computer", 1963.
Estrin et al. "Automatic Assignment of Computations in a Variable Structure Computer", 1963.
Wittis "One Chip: An FPGA Processor With Reconfigurable Logic", 1995.
G. Estrin, et al., "Automatic Assignment of Computations in a Variable Structure Computer System," IEEE Transactions on Electronic Computers, pp. 755-773 (1963).
G. Estrin, et al., "Parallel Processing in a Restructurable Computer System," IEEE Transactions on Electronic Computers, pp. 747-755.
Hadley, J.D., et al., "Design Methodologies for Partially Reconfigured Systems," IEEE Symposium on FPGAs for Custom Computing Machines, FCCM '95, Napa, CA, (Apr. 19-Apr. 21, 1995).
Razdan, R., "PRISC: Programmable Reduced Instruction Set Computers", doctoral thesis, Harvard University, Cambridge, Massachusetts (May 1994).
Wirthlin, M.J., et al., "A Dynamic Instruction Set Computer," IEEE Symposium on FPGAs for Custom Computing Machines, FCCM '95, Napa, CA, (Apr. 19-Apr. 21, 1995).
Bolotski, M., et al., "Unifying FPGAs and SIMD Arrays," 2nd International ACM/SIGDA Workshop on FPGAs, Berkeley, CA (Feb. 13-15, 1994). *For information regarding reference, see Information Disclosure Statement.
Elliott, D.G., "Computational Ram: A Memory-SIMD Hybrid and its Application to DSP," The Proceedings of the Custom Integrated Circuits Conference, pp. 30.6 1-4 (May 3-6, 1992).
Jones, D, et al., "A Time-Multiplexed FPGA for Logic Emulation," University of Toronto, to appear in CICC, pp. 1-20 (May, 1995).
Wang, Q, et al., "An Array Architecture for Reconfigurable Datapaths," More FPGAs, W R Moore & W Luk (eds.), Abingdon EE&CS Books (Oxford OX2 8HR, UK), pp. 35-46 (1994).
Athanas, P.M., "An Adaptive Machine Architecture and Compiler for Dynamic Processor Reconfiguration," Doctor's Thesis, Division of Engineering at Brown University, (1992).
Lemoine, E., et al., "Run Time Reconfiguration of FPGA for Scanning Genomic DataBases," IEEE Symposium on FPGAs for Custom Computing Machines, FCCM '95, Napa, CA, (Apr. 19-Apr. 21, 1995).
Jones, C., et al., "Issues in Wireless Video Coding Using Run-Time-Reconfigurable FPGAs," IEEE Symposium on FPGAs for Custom Computing Machines, FCCM '95, Napa, CA, (Apr. 19-Apr. 21, 1995).
Li, J., et al., "Routability Improvement Using Dynamic Interconnect Architecture," IEEE Symposium on FPGAs for Custom Computing Machines, FCCM '95, Napa, CA, (Apr. 19-Apr. 21, 1995).
Chen, D.C., et al., "A Reconfigurable Multiprocessor IC for Rapid Prototyping of Algorithmic-Specific High-Speed DSP Data Paths," IEEE Journal of Solid-State Circuits, 27(12):1895-1904 (Dec., 1992).
Denneau, M.M., "The Yorktown Simulation Engine," IEEE 19th Design Automation Conference, pp. 55-59 (1982).
Razdan, R., et al., "A High Performance Microarchitecture with Hardware-Programmable Functional Units," Micro-27 Proceedings of the 27th Annual International Symposium on Microarchitecture, San Jose, California, pp. 172-180 (Nov. 30-Dec. 2, 1994).
Ling, X.P., "WASMII: A Data Driven Computer on a Virtual Hardware," Keio University, Yokohama, Japan, pp. 1-10. (Apr. 5-7, 1993), FCCM '93, Napa, CA.
Bhat, N.B., "Performance-Oriented Fully Routable Dynamic Architecture for a Field Programmable Logic Device," Memorandum No. UCB/ERL M93/42, University of California, Berkeley (Jun. 1, 1993).
DeHon, A., et al., "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century," IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA (Apr. 10-13, 1994). *For additional information regarding reference, see information Disclosure Statement.
Fried, J., et al., "NAP (No ALU Processor) The Great Communicator," IEEE, 2649(2):383-389 (1988).
Yeung, A.K., "A 2.4 GOPS Reconfigurable Data-Driven Multiprocessor IC for DSP," Dept. of EECS, University of California, Berkeley, pp. 1-14, (Feb. 14, 1995) ISSCC '95, pp. 108-109.
Hawley, D., "Advanced PLD Architectures," In FPGAs, W R Moore & W Luk (eds.) (UK: Abingdon EE&CS Books), pp. 11-23 (1991).
Bolotski Michael
DeHon Andre
Knight, Jr. Thomas F.
Donaghue Larry D.
Massachusetts Institute of Technology
LandOfFree
DPGA-coupled microprocessors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DPGA-coupled microprocessors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DPGA-coupled microprocessors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2345460