Double phase locked loop circuit

Details Double phase locked loop circuit Double phase locked loop circuit

1993-02-11

1994-07-12

Nelli, Raymond A.

Oscillators

Automatic frequency stabilization using a phase or frequency...

Plural oscillators controlled

331 11, 331 25, H03L 700

Patent

active

053292502

ABSTRACT:
A frequency of a first VCO (12) for generating a carrier of a video IF signal is set by using a frequency of a second VCO (15) as reference. The oscillation frequency of the second VCO (15) is controlled in response to the phase difference between an output signal of the first VCO (12) and the video IF signal. As a result, the output signal phase of the first VCO (12) is adjusted, and the output signal is locked to a carrier frequency of the video IF signal. Thus, the oscillation frequency of the first VCO (12) can be set automatically. Further, a signal for the phase difference between the output signal of the first VCO (12) and the video IF signal is also applied to the first VCO (12), thereby improving the stability of circuit operation.

REFERENCES:
patent: 4191930 (1980-03-01), Harzer
patent: 4420723 (1983-12-01), De Jagger
patent: 4438412 (1984-03-01), Malinkowski et al.
patent: 4673891 (1987-06-01), Remy
patent: 4839603 (1989-06-01), Mower et al.
patent: 4912432 (1990-03-01), Galani et al.
patent: 4943787 (1990-07-01), Swapp
patent: 4963838 (1990-10-01), Hareyama
patent: 4987386 (1991-01-01), Poklemba et al.
patent: 4994762 (1991-02-01), Tay
patent: 5075639 (1991-12-01), Taya
patent: 5105168 (1992-04-01), Da Silva
patent: 5157355 (1992-10-01), Shikakura et al.
patent: 5194828 (1993-03-01), Kato et al.
patent: 5208555 (1993-05-01), Graham et al.
patent: 5235290 (1993-08-01), Bar-David
patent: 5270669 (1993-12-01), Jokura
Tong, "Phase locked detector for double-sideband, diminished-carrier reception", Wireless World, vol. 87, No. 1548, Sep. 1981, pp. 79-83.
Sun, "A High Speed High Jitter Tolerant Clock And Data Recovery Circuit Using Crystal Based Dual PLL", IEEE 1991 Bipolar Circuits and Technology Meeting, pp. 293-296.
Dirndorfer et al., "Simulation und Aufbau eines experimentellen 140 Mbit/s-Binarsystems fur Koaxialkabel", Archiv Fur Elektronik Und Ubertragungstechnik, vol. 38, No. 2, Mar. 1984, pp. 79-84.
Fadrhons, "Blend a wideband PLL with a narrowband loop and boost frequency-synthesizer performance. The benefits: low noise, high resolution and low cost", Electron Design, vol. 24, No. 14, Jul. 5, 1976, pp. 46-51.

Affiliated with

Also associated with

Rating

Double phase locked loop circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Double phase locked loop circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double phase locked loop circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-399519