Fishing – trapping – and vermin destroying
Patent
1987-01-14
1989-01-31
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 44, 437 30, 437958, 148DIG82, 148DIG83, 357 90, 357 91, H01L 0000
Patent
active
048015555
ABSTRACT:
A process for forming graded source/drain regions in semiconductor devices involves two ion implantation steps and an optional drive-in step. The first implantation is a low dose implant with high energy and/or low mass ions to form the deeper grading region. The second implant is a high does implant with low energy and/or high mass ions to form the shallower, lower resistivity source/drain region. Without the optional drive-in step, virtually no lateral grading takes place, resulting in little encroachment of the grading region under the gate. The use of a drive-in step between the two implant steps causes diffusion of the grading dopant, which increases the grading both laterally and vertically, resulting in better breakdown and capacitance characteristics, but increased encroachment under the gate. The present invention allows control over the lateral and vertical grading separately to optimize the trade-offs for a particular application.
REFERENCES:
patent: 3631312 (1971-12-01), Moyle et al.
patent: 3798079 (1974-03-01), Chu et al.
patent: 4049478 (1977-09-01), Ghosh et al.
patent: 4172260 (1979-10-01), Okabe et al.
patent: 4298401 (1981-11-01), Nuez et al.
patent: 4420872 (1983-12-01), Zaldivar
patent: 4560582 (1985-12-01), Khikawa
patent: 4575920 (1986-03-01), Tsumashima
patent: 4589936 (1986-05-01), Komatsu
patent: 4590663 (1986-05-01), Haken
patent: 4637124 (1987-01-01), Okuyama et al.
patent: 4656492 (1987-04-01), Sunami et al.
CRC Handbook of Chemistry and Physics, Table of Isotopes, Weast, Robert C. and Melvin J. Astle, eds. CRC Press, Inc., 1980-81, pp. B-258 to B-259.
Davies, "The Implanted Profiles of Boron, Phosphorus, and Arsenic in Silicon from Junction Depth Measurements", Solid State Electronics vol. 13, 1970, pp. 229-237 (G.B.).
Tsomg, "Fabrication of High Performance LODFETs with Oxide Sidewall-Spacer Technology" IEEE J. of Solid State Elcts, vol. SC17, No. 2 Apr. 82, pp. 220-226.
Baker Frank K.
Holly Patrick J.
Parrillo Louis C.
Hearn Brian E.
Meyer Jonathan P.
Motorola Inc.
Wilczewski M.
LandOfFree
Double-implant process for forming graded source/drain regions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Double-implant process for forming graded source/drain regions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double-implant process for forming graded source/drain regions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-177386