Double error correction - triple error detection code

Details Double error correction - triple error detection code Double error correction - triple error detection code

1982-09-28

1985-04-02

Atkinson, Charles E.

Excavating

371 39, G06F 1110

Patent

active

045091722

ABSTRACT:
A code is generated using BCH coding theory which corrects double bit failures and detects triple failures and packaging errors. The code is a shortened code in which both data and check bit columns have been removed from the parity check matrix. A decoding technique is used which splits the look-up tables used to reduce their size.

REFERENCES:
patent: 4077028 (1978-02-01), Lui et al.
patent: 4107652 (1978-08-01), Tanahashi et al.
patent: 4236247 (1980-11-01), Sundberg
patent: 4319357 (1982-03-01), Bossen
patent: 4336612 (1982-06-01), Inoue et al.
patent: 4397022 (1983-08-01), Weng et al.
patent: 4416010 (1983-11-01), Hibino et al.
H. Imai et al., A Method of Constructing Double-Error-Correcting Codes for Application to Main Memories, Systems-Computers-Controls, vol. 8, No. 5, Oct. 1977, pp. 62-70.
Chen, On Shortened Finite Geometry Codes, Information and Control, vol. 20, No. 3, Apr. 1972, pp. 216-221.

Affiliated with

Also associated with

Rating

Double error correction - triple error detection code does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Double error correction - triple error detection code, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double error correction - triple error detection code will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1094477