Double-buffered systems and methods

Details Double-buffered systems and methods Double-buffered systems and methods

1994-07-05

1995-05-23

Black, Thomas G.

Boots, shoes, and leggings

364DIG2, G06F 1300

Patent

active

054189365

ABSTRACT:
A low-power timekeeping integrated circuit, using a double-buffered memory architecture: The user can freely read from user memory at any time, and an internal clock periodically updates a set of timekeeping registers. Transfer from the timekeeping registers to user memory (for update of the data) is performed as a block transfer, asynchronously and invisibly to the user. A special timing-window requirement is used to avoid access collision problems: each edge of the one-hertz oscillator signal is delayed slightly, and it is the delayed signal which actually clocks the update to the timekeeping registers. After a further small delay (long enough to allow for worst-case ripple-through delays in the timekeeping registers), a latched signal (NO.sub.-- RIPPLE, in the presently preferred embodiment) is driven active. The signal NO.sub.-- RIPPLE shows that any rippling has been completed and that access is safe. Thus, transfer will occur or not, but will never be cut short. When the user attempts to access the chip, the logic signal NO.sub.-- RIPPLE is sampled. If NO.sub.-- RIPPLE is not active, no transfers from timekeeping registers to the user memory is permitted, for as long as the user is accessing the chip. Whenever the user finishes an access, an update is automatically activated. Thus, in this scheme, the chip logic, while avoiding any updating during an access, will always provide the most current data into the user accessible registers, whenever possible.

REFERENCES:
patent: 3673576 (1972-06-01), Donaldson, Jr.
patent: 4034348 (1977-07-01), Rathbon
patent: 4365291 (1982-12-01), Zanchi et al.
patent: 4500953 (1985-02-01), Takezoe et al.
patent: 4571602 (1986-02-01), DeSchamphelaere et al.
patent: 4571603 (1986-02-01), Hornbeck et al.
patent: 4663730 (1987-05-01), Ikeda
patent: 4931985 (1990-06-01), Glaise et al.
patent: 4953077 (1990-08-01), Alvarez, II et al.
patent: 4970418 (1990-11-01), Masterson
patent: 5019966 (1991-05-01), Saito et al.
patent: 5081701 (1992-01-01), Silver
Dallas Semiconductor Data Book, DS1215 and DS1217 Data Sheets, 1987-88.
The TTL Data Book, Texas Instruments, Inc. pp. 7-460 to 7-464, 1980-81.

Affiliated with

Also associated with

Rating

Double-buffered systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Double-buffered systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double-buffered systems and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2147568