Double buffer scheme for variable length decoder

Details Double buffer scheme for variable length decoder Double buffer scheme for variable length decoder

1992-11-19

1995-01-31

Logan, Sharon D.

Coded data generation or conversion

Digital code to digital code converters

To or from variable length codes

H03M 740

Patent

active

053862120

ABSTRACT:
A method and apparatus are provided for decoding variable length codewords carried in data blocks. A first buffer is loaded with a succession of data blocks. A second buffer is loaded with a first data block from the first buffer during a decoding cycle. The variable length codewords from the first data block in the second buffer are decoded to recover information. The process continues, with the second buffer being loaded with one data block at a time to successively decode new data blocks during successive decoding cycles.

REFERENCES:
patent: 4641128 (1987-02-01), Immink
patent: 5268769 (1993-12-01), Tsuchiya et al.
patent: 5309156 (1994-05-01), Fujiyama
patent: 5321398 (1994-06-01), Ikeda

Affiliated with

Also associated with

Rating

Double buffer scheme for variable length decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Double buffer scheme for variable length decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double buffer scheme for variable length decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1104778