Double bit error correction using single bit error correction, d

Registers – Systems controlled by data bearing records – Time analysis

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

2353032, 3401461AL, G06F 1112

Patent

active

041391489

ABSTRACT:
A method of and an apparatus for obtaining double bit error correction capabilities in a large scale integrated (LSI) semiconductor memory system using only single bit error correction, double bit error detection (SEC, DED) logic are disclosed. The method is based upon the statistical assumption that in a large scale integrated semiconductor memory, substantially all errors in the data bits that make up a data word are initially a single bit error and that increasing multiple, i.e., double, triple, etc., bit errors occur in a direct increasing ratio of the use or selection of the data word. In the present invention, all data words are priorly tested to be error free. Subsequent detection of single bit errors results in the correction of the single bit error and the storage of the single bit error correcting syndrome bits in a syndrome bit memory. Subsequent detection of double bit errors, in the previously single bit error detected and corrected data words, results in the correction, by single bit error correcting syndrome bits, of the previously detected single bit error. This single bit error corrected data word is then again single bit error corrected, i.e., two successive single bit error corrections, to provide a twice corrected double bit error data word.

REFERENCES:
patent: 3755779 (1973-08-01), Price
patent: 3893071 (1975-07-01), Bossen et al.
patent: 3917933 (1975-11-01), Scheuneman et al.
patent: 3949208 (1976-04-01), Carter
patent: 4005405 (1977-01-01), West
patent: 4030067 (1977-06-01), Howell et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Double bit error correction using single bit error correction, d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Double bit error correction using single bit error correction, d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double bit error correction using single bit error correction, d will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-687572

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.