Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Phase shift by less than period of input
Reexamination Certificate
2011-04-19
2011-04-19
Luu, An T (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Phase shift by less than period of input
C327S234000, C327S246000, C327S359000, C330S252000, C330S253000, C455S323000, C455S326000
Reexamination Certificate
active
07928788
ABSTRACT:
A double-balanced sinusoidal mixing phase interpolator circuit comprises: a double-balanced gain stage having a first input for receiving a first phasor clock, a second input for receiving a second phasor clock, and a phase interpolator (PI) output, wherein the double-balance gain stage includes (i) a first gain stage having a positive input side and a negative input side for the first phasor clock and (ii) a second gain stage having a positive input side and a negative input side for the second phasor clock; and a sinusoidal digital-to-analog (DAC) stage coupled to the double-balanced gain stage and configured to implement sinusoidal weighting of positive and negative sides of differential DAC current for the first phasor clock and positive and negative sides of differential DAC current for the second phasor clock, wherein the sinusoidal weighting provides uniformly spaced phase steps in the phase interpolator (PI) output.
REFERENCES:
patent: 3774115 (1973-11-01), Greiner
patent: 3940635 (1976-02-01), Meyer
patent: 3982189 (1976-09-01), Brooks et al.
patent: 4250455 (1981-02-01), Davis
patent: 5151624 (1992-09-01), Stegherr et al.
patent: 5625318 (1997-04-01), Sevenhans et al.
patent: 5841384 (1998-11-01), Herman et al.
patent: 5945860 (1999-08-01), Guay et al.
patent: 6943606 (2005-09-01), Dunning et al.
patent: 7298195 (2007-11-01), Freyman et al.
patent: 7315596 (2008-01-01), Payne et al.
patent: 7579891 (2009-08-01), Ebner
Shin, Soon-Kyun, et al.: Slew-Rate-Controlled Output Driver Having Constant Transition Time Over Process, Voltage, Temperature, and Output Load Variations; IEEE Transactions on Circuits and Systems; Jul. 2007; pp. 601-605; vol. 54, No. 7; IEEE.
Zhu, Qing K., et al.; Delay/Slope Budgeting for Clock Buffer Cell Design; 8th IEEE International Conference on Electronics, Circuits, and Systems; 2001; pp. 417-420; IEEE.
Heydari, Payam, et al.; Design of Ultra High-Speed CMOS CML Buffers and Latches; Proceedings of the 2003 International Symposium onm Circuits and Systems; May 25-28; pp. II-208 thru II-211; IEEE.
U.S. Appl. No. 12/183,550; Non-Final Office Action dated Sep. 17, 2009.
Bulzacchelli, John F. et al.; “A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology”; IEEE Journal of Solid State Circuits; Dec. 2006; pp. 2885-2900; vol. 41, No. 12; IEEE.
Jiang, Yueming et al.; “A Compact Phase Interpolator for 3.125G Serdes Application”; Southwest Symposium on Mixed Signal Design, Feb. 23-25, 2003; pp. 249-252; IEEE.
Freescale Semiconductor Inc.
Luu An T
LandOfFree
Double-balanced sinusoidal mixing phase interpolator circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Double-balanced sinusoidal mixing phase interpolator circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double-balanced sinusoidal mixing phase interpolator circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2736007