Data processing: generic control systems or specific application – Specific application – apparatus or process – Product assembly or manufacturing
Reexamination Certificate
1998-01-30
2001-03-27
Grant, William (Department: 2786)
Data processing: generic control systems or specific application
Specific application, apparatus or process
Product assembly or manufacturing
C700S120000, C716S030000, C438S129000
Reexamination Certificate
active
06208907
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to digital logic signal processing circuitry and more particularly to a methodology for enabling and converting domino circuits to static circuits.
BACKGROUND OF THE INVENTION
Dynamic circuitry has long been an integral part of chip or integrated circuit design. The inherent low delay makes dynamic circuitry ideal for high speed applications, such as microprocessors, high speed logic, random access memories, etc. One popular class of dynamic circuitry is the Domino circuit.
In general, the term domino logic is used to refer to an arrangement of logic circuit stages which may, for example, be cascaded together in an integrated circuit array configuration. A signal may be inputted to a first stage where it is evaluated in order to provide an output signal to a second stage where that output signal is again evaluated to provide an output signal for propagation to and evaluation by yet another stage in the circuit. Thus a domino effect is achieved whereby signals are sequentially propagated through an array of stages or domino blocks, and each successive stage performs an evaluation of an input condition until a final output is provided at a final output stage. Domino logic circuits may be arranged so that signals can propagate through the various stages without being separately clocked at each stage.
Domino circuits consist of a domino logic block, and an NFET and PFET device pair connected to a clock signal, an output inverter (an NFET and PFET pair), and a feedback PFET device. A standard domino circuit uses logic input signals and clock signals to produce an output signal. Because of the inherent dynamic characteristic of the domino circuit, this function requires two distinct operational phases known as the precharge phase and the evaluate phase. The precharge phase sets the domino circuit to a known state during a first half cycle while the clock signal is in a low logic level. That condition typically forces the output low. The evaluate phase then permits the domino circuit to selectively switch, based on the input signals, to switch the output to a high logic level if the inputs and the logic function so determine.
The use of the Domino circuit involves some design risk and its use requires a much higher level of sophistication than a conventional simple CMOS static circuit for logic applications. The Domino circuit can fail operationally if certain conditions are not met. The primary condition is that the logic inputs to the Domino circuit must be valid during the evaluation phase of the clock. This means that the inputs must not change state during the evaluation phase. However, system electrical and other noise can cause the inputs to the Domino circuit to change state. This and other conditions are analyzed during system design to insure they are being met but the design tools are not yet fail-safe and 100% reliability cannot be guaranteed. Noise is still somewhat of an art with Domino circuitry. If an error situation is found by analysis, in a newly designed Domino circuit configuration, after release of the design to manufacturing, or by test on the first hardware, a correction or fix is necessary.
After an evaluate phase, a domino circuit cannot return to the precharge state without the precharge occurring. Therefore any false switching during the evaluate phase is non-recoverable and will cause a logical failure. Under normal operation, the domino circuit is designed to insure that false switching does not occur. However, noise on inputs and parasitic leakage may cause false switching events from which domino circuits cannot recover. Some design precautions can be taken to minimize noise and leakage problems. For example, shielding can help to minimize the coupling of events on the inputs to the domino circuit. Also, with regard to parasitic leakage through NFET devices (in the domino logic block) which may cause a loss of the precharged state, the keeper device, i.e. the feedback PFET device can be made large enough to counteract the leakage through the NFET evaluation devices inside the domino logic block. It should here be noted that the above identified false switching problems occur with dynamic domino circuits but do not occur with standard static logic circuits.
In many instances when false switching events occur in domino circuits, they are either unpredictable and due to design complexity, or happen late in a project cycle and cannot be corrected in an efficient manner. Nearly always, a complete redesign is required which will involve changes to all mask layers in order to correct the problem.
Thus there is a need to provide an improved method and apparatus for the implementation of a fix technique for failed domino circuit configurations by which noise susceptibility and false switching problems can be significantly reduced thereby increasing the reliability of domino logic circuits.
SUMMARY OF THE INVENTION
A methodology and implementing system is provided in which a dynamic circuit which exhibits false switching errors is changed into a static circuit. This circuit modification is accomplished by modifying a reduced number of mask layers. Such fixes may then be implemented in the plan of record for the circuit design or become a designated patch until a new design is generated.
In accordance with the present invention, for a dynamic circuit which may be included among other circuitry in an integrated circuit, extra or spare devices are included in the integrated circuit for the conversion of the dynamic circuit to a logically equivalent static circuit which is less susceptible to noise than the dynamic circuit. The extra device or devices are not fully connected into the dynamic circuit in a first fabrication of an integrated circuit (IC). In response to testing of the fabricated circuit, which reveals that the dynamic circuit is exposed to an unacceptable amount of noise, or that the dynamic circuit malfunctions, the dynamic circuit is converted to a static circuit in a second fabrication of the IC. The conversion may be accomplished by modifying merely an interconnect layer of the integrated circuit masks.
REFERENCES:
patent: 4426713 (1984-01-01), Shimizu et al.
patent: 4753901 (1988-06-01), Ellsworth et al.
patent: 5249133 (1993-09-01), Batra
patent: 5440243 (1995-08-01), Lyon
patent: 5548622 (1996-08-01), Ma
patent: 5633807 (1997-05-01), Fishburn et al.
patent: 5796282 (1998-08-01), Sprague et al.
patent: 5801954 (1998-09-01), Le et al.
patent: 5815687 (1998-09-01), Masleid et al.
patent: 5818264 (1998-10-01), Ciraula et al.
patent: 5824570 (1998-10-01), Aoki et al.
patent: 5828234 (1998-10-01), Sprague
patent: 5913101 (1999-06-01), Murofushi et al.
patent: 5933350 (1999-08-01), Fujimoto et al.
patent: 5942916 (1999-08-01), Matsbara et al.
patent: 5943488 (1999-08-01), Raza
patent: 6034543 (2000-03-01), Huang et al.
patent: 6041169 (2000-03-01), Brennan
patent: 6061606 (2000-05-01), Ross
patent: 6075393 (2000-06-01), Tomita et al.
patent: 6075830 (2000-06-01), Piirainen
Durham Christopher McCall
Kodali Visweswara Rao
Martin Douglas Ele
Sharma Harsh Dev
Calcano Ivan
England Anthony V.
Grant William
International Business Machines - Corporation
Wilder Robert V.
LandOfFree
Domino to static circuit technique does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Domino to static circuit technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Domino to static circuit technique will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2446081