Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2007-05-01
2007-05-01
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S161000
Reexamination Certificate
active
11479660
ABSTRACT:
Circuits and methods are described for producing a DLL clock signal with adjustable phase shift using a processed control signal. In one embodiment of the invention, a DLL circuit is provided that includes a main and smaller variable delay circuits, a phase detector and an up down counter that provides a main control signal to adjust the delay by the main variable delay circuit. When the DLL circuit is locked, an arithmetic logic unit (ALU) produces a processed control signal based on the main control signal, an ALU control signal and an offset control signal, and the processed control signal is provided to the smaller variable delay circuit. By adjusting the ALU control and offset control signals, the phase shift introduced on the DLL control signal by the smaller variable delay circuit can be adjusted. In another embodiment of the invention, a second up down counter is used in place of an ALU for providing a dynamically adjustable phase shift in accordance with the principles of the present invention.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4494021 (1985-01-01), Bell et al.
patent: 4633488 (1986-12-01), Shaw
patent: 4719593 (1988-01-01), Threewitt et al.
patent: 4857866 (1989-08-01), Tateishi
patent: 4868522 (1989-09-01), Popat et al.
patent: 4959646 (1990-09-01), Podkowa et al.
patent: 5072195 (1991-12-01), Graham et al.
patent: 5075575 (1991-12-01), Shizukuishi et al.
patent: 5079519 (1992-01-01), Ashby et al.
patent: 5133064 (1992-07-01), Hotta et al.
patent: 5204555 (1993-04-01), Graham et al.
patent: 5349544 (1994-09-01), Wright et al.
patent: 5397943 (1995-03-01), West et al.
patent: 5418499 (1995-05-01), Nakao
patent: 5420544 (1995-05-01), Ishibashi
patent: 5506878 (1996-04-01), Chiang
patent: 5542083 (1996-07-01), Hotta et al.
patent: 5581214 (1996-12-01), Iga
patent: 5642082 (1997-06-01), Jefferson
patent: 5646564 (1997-07-01), Erickson et al.
patent: 5656959 (1997-08-01), Chang et al.
patent: 5699020 (1997-12-01), Jefferson
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5744991 (1998-04-01), Jefferson et al.
patent: RE35797 (1998-05-01), Graham et al.
patent: 5777360 (1998-07-01), Rostoker et al.
patent: 5815016 (1998-09-01), Erickson
patent: 5815017 (1998-09-01), McFarland
patent: 5847617 (1998-12-01), Reddy et al.
patent: 5883534 (1999-03-01), Kondoh et al.
patent: 5900757 (1999-05-01), Aggarwal et al.
patent: 5963069 (1999-10-01), Jefferson et al.
patent: 5987543 (1999-11-01), Smith
patent: 6011732 (2000-01-01), Harrison et al.
patent: 6014048 (2000-01-01), Talaga, Jr. et al.
patent: 6069506 (2000-05-01), Miller, Jr. et al.
patent: 6069507 (2000-05-01), Shen et al.
patent: 6094082 (2000-07-01), Gaudet
patent: 6114915 (2000-09-01), Huang et al.
patent: 6137325 (2000-10-01), Miller, Jr.
patent: 6141394 (2000-10-01), Linebarger et al.
patent: 6154073 (2000-11-01), Choi
patent: 6166990 (2000-12-01), Ooishi et al.
patent: 6208183 (2001-03-01), Li et al.
patent: 6255870 (2001-07-01), Na
patent: 6278332 (2001-08-01), Nelson et al.
patent: 6313676 (2001-11-01), Abe et al.
patent: 6320469 (2001-11-01), Friedburg et al.
patent: 6388485 (2002-05-01), Kim
patent: 6486716 (2002-11-01), Minami et al.
patent: 6518807 (2003-02-01), Cho
patent: 6667641 (2003-12-01), Wang et al.
patent: 6680635 (2004-01-01), Lee
patent: 6683928 (2004-01-01), Bhullar et al.
patent: 6741107 (2004-05-01), Borkar et al.
patent: 7002384 (2006-02-01), Chong et al.
patent: 7009433 (2006-03-01), Zhang et al.
patent: 7034589 (2006-04-01), Chao
patent: 2001/0009385 (2001-07-01), Lai et al.
patent: 0 266 065 (1987-09-01), None
patent: 0 416 930 (1991-03-01), None
patent: 0 778 517 (1997-06-01), None
patent: 1 137646 (1989-05-01), None
Advanced Micro Devices, Inc., “Am2971 Programmable Event Generator (PEG),” Publication No. 05280, Rev. C, Amendment /0, pp. 4-286-4-303 (Jul. 1986).
Advanced Micro Devices, Inc., “AmPAL*23S8 20-Pin IMOX PAL-Based Sequencer,” Publication No. 06207, Rev. B, Amendment /0, pp. 4-102-4-121 (Oct. 1986).
“DDR SDRAM/SGRAM Application Note,”http://www.samsung.com/products/semiconductor/Dram/technicalinfo/appl.pdf (1998).
DynaChip Corp., “Application Note: Using Phase Locked Loops in DL6035 Devices” (1998).
DynaChip Corp., DY6000 Family Datasheet (Dec. 1998).
Ko, U., et al., “A 30-ps Jitter, 3.6 μs Locking, 3.3-Volt Digital PLL for CMOS Gate Arrays,”Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, Publication No. 0-7803-0826-3/93, pp. 23.3.1-23.3.4 (May 9-12, 1993).
LSI Logic Corp., 500K Technology Design Manual (Document DB04-000062-00, First Edition), pp. 8-1-8-33 (Dec. 1996).
Lucent Technologies, Inc., Optimized Reconfigurable Cell Array (ORCA®) OR3xxx/OR3Txxx Series Field-Programmable Gate Arrays, Preliminary Product Brief, (Nov. 1997).
Lucent Technologies, Inc., ORCA® Series 3 Field-Programmable Gate Arrays, Preliminary Data Sheet, Rev. 01 (Aug. 1998).
Monolithic Memories, Inc., “Programmable Array Logic PAL20RA10-20 Advance Information,” pp. 5-95-5-102 (Jan. 1988).
Murphy, T., “How to Implement a DDR SDRAM Controller,” http://www.xilinx.com/publications/xcellonline/xcell—47/xc—pdf/xc—ddr47.pdf (2003).
National Semiconductor Corp.,LVDS Owner's Manual&Design Guide(Apr. 25, 1997).
Xilinx, Inc., Virtex 2.5V Field Programmable Gate Arrays Advance Product Specification (Version 1.0) (Oct. 20, 1998).
Xilinx, Inc., Application Note: Using the Virtex Delay-Locked Loop (Version 1.31) (Oct. 21, 1998).
Zaks, R., et al.,From Chips to Systems: An Introduction to Microcomputers, pp. 54-61 (Prentice-Hall, Inc., Englewood Cliffs, N.J., 1987).
Chang Tzung-chin
Chong Yan
Huang Joseph
Kim Henry
Sung Chiakang
Altera Corporation
Callahan Timothy P.
Cox Cassandra
Fish & Neave IP Group of Ropes & Gray LLP
Jackson Robert R.
LandOfFree
DLL with adjustable phase shift using processed control signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DLL with adjustable phase shift using processed control signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DLL with adjustable phase shift using processed control signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3764297