DLL circuit and control method therefor

Details DLL circuit and control method therefor DLL circuit and control method therefor

2009-09-02

2010-11-09

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S149000

Reexamination Certificate

active

07830189

ABSTRACT:
A DLL (delay locked loop) circuit includes a first variable delay circuit, a pair of second variable delay circuits and a first synthesis circuit. The first variable delay circuit outputs signals of different delayed time values from each of first and second clock transitions. The pair of second variable delay circuits receive the signals from the first variable delay circuit, and the first synthesis circuit synthesizes output signals of the pair of second variable delay circuits to output the resulting synthesized signal. Each of the pair of second variable delay circuits includes a pair one-shot pulse generating circuits that generate one-shot pulses from the signals from the first variable delay circuit, a pair latch circuits, and a second synthesis circuit. The second synthesis circuit receives the set outputs of the latch circuits to output a signal which is a synthesis at a preset synthesis ratio.

REFERENCES:
patent: 5610954 (1997-03-01), Miyashita et al.
patent: 5883534 (1999-03-01), Kondoh et al.
patent: 5889828 (1999-03-01), Miyashita et al.
patent: 5956378 (1999-09-01), Soda
patent: 5973525 (1999-10-01), Fujii
patent: 6642760 (2003-11-01), Alon et al.
patent: 6724228 (2004-04-01), Kashiwazaki
patent: 7184509 (2007-02-01), Cho et al.
patent: 7327176 (2008-02-01), Takai et al.
patent: 7348823 (2008-03-01), Takai et al.
patent: 7541853 (2009-06-01), Nakadaira
patent: 7642826 (2010-01-01), Takai
patent: 7724161 (2010-05-01), Cyrusian
patent: 7750712 (2010-07-01), Ide et al.
patent: 2003/0052718 (2003-03-01), Takai
patent: 2005/0024107 (2005-02-01), Takai et al.
patent: 2007/0194824 (2007-08-01), Kumata
patent: 2007/0279111 (2007-12-01), Maeda et al.
patent: 2007/0279112 (2007-12-01), Maeda et al.
patent: 2007/0279113 (2007-12-01), Maeda et al.
patent: 2008/0007310 (2008-01-01), Austin et al.
patent: 2008/0174347 (2008-07-01), Oshima
patent: 2010/0123499 (2010-05-01), Takahashi et al.
patent: 2010/0177588 (2010-07-01), Kaiwa et al.
patent: 2008-136031 (2008-06-01), None

Affiliated with

Also associated with

Rating

DLL circuit and control method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DLL circuit and control method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DLL circuit and control method therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4176649