Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2011-06-14
2011-06-14
Malzahn, David H (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07962543
ABSTRACT:
A division method includes determining a precision indicator for the division operation that indicates whether the quotient should be a single precision, double precision, or extended precision floating-point number. The division is performed at a rectangular multiplier using the Goldschmidt or Newton-Raphson algorithm. Each algorithm calculates one or more intermediate values in order to determine the quotient. For example, the Goldschmidt algorithm calculates a complement of a product of the dividend and an estimate of the reciprocal of the divisor. The quotient is determined based on a portion of one or more of these intermediate values. Because only a portion of the intermediate value is used, the division can be performed efficiently at the rectangular multiplier, and therefore the quotient can be determined more quickly and still achieve the desired level of precision.
REFERENCES:
patent: 4878190 (1989-10-01), Darley et al.
patent: 5249149 (1993-09-01), Cocanougher et al.
patent: 5250524 (1993-10-01), Kramer et al.
patent: 6223192 (2001-04-01), Oberman
patent: 7599982 (2009-10-01), Rarick
patent: 7738657 (2010-06-01), Gopal et al.
patent: 2004/0128338 (2004-07-01), Even et al.
patent: 2006/0064454 (2006-03-01), Wang et al.
Raman, et al, “Implementing Streaming SIMD Extensions on the Pentium III Processor”, IEEE Micro, vol. 20, No. 4, pp. 47-57, Jul. 2000.
Advanced Micro Devices, AMD64 Architecture Programmer's Manual vol. 5: 64-Bit Media and x87 Floating-Point Instructions, Revision 3.07, Sep. 2006.
ANSI and IEEE, IEEE Standard for Binary Floating-point Arithmetic, 1985.
Ma, et al, “Using Intel Streaming SIMD Extensions for 3D Geometry Processing”, Proceedings of the 3rd IEEE Pacific-Rim Conference on Multimedia, pp. 1080-1087, Dec. 2002.
Li, et al, “The ALPBench Benchmark Suite for Complex Multimedia Applications”, Proceedings of the IEEE International Workload Characterization Symposium, pp. 34-45, Oct. 2005.
Oberman, et al, “Division Algorithms and Implementations”, IEEE Transactions on Computers, vol. 46, No. 8, pp. 833-854, Aug. 1997.
P. Markstein, “Software Division and Square Root Using Goldschmidt's Algorithms”, Proceedings of the 6th Conference on Real Numbers and Computers, pp. 146-157, Nov. 2004.
Wong, et al, “Fast Division Using Accurate Quotient Approximations to Reduce the Number of Iterations”, IEEE Transactions on Computers, vol. 41, No. 8, pp. 981-995, Aug. 1992.
Briggs, et al, “A 17 x 69 Bit Multiply and Add Unit with Redundant Binary Feedback and Single Cycle Latency”, Proceedings of the 11th IEEE Symp. Computer Arithmetic, pp. 163-170, Jul. 1993.
Ercegovac, et al, “Very High Radix Division with Prescaling and Selection by Rounding”, IEEE Transactions on Computers, vol. 43, No. 8, pp. 909-918, Aug. 1994.
Montuschi, et al, “Boosting Very High Radix Division with Prescaling and Selection by Rounding”, IEEE Transactions on Computers, vol. 50, No. 1, pp. 13-27, Jan. 2001.
M. Flynn, “On Division by Functional Iteration”, IEEE Transactions on Computers, vol. 19, No. 8, pp. 702-706, Aug. 1970.
R. E. Goldschmidt, “Applications of Division by Convergence”, M. S. Thesis, Dept. of Electrical Engineering, MIT, Cambridge, MA, Jun. 1964, citable at http://dspace.mit.edu/bitstream/handle/1721.1/11113/34136725.pdf? sequence=1.
S. F. Oberman, “Floating-point Division and Square Root Algorithms and Implementation in the AMD-K7 Microprocessor”, In Proceedings of the 14th IEEE Symposium on Computer Arithmetic, p. 106-115, 1999.
Fowler, et al, “An Accurate, High Speed Implementation of Division by Reciprocal Approximation”, Proceedings of the Ninth IEEE Symposium on Computer Arithmetic, pp. 60-67, Sep. 1989.
P. W. Markstein, “Computation of Elementary Function on the IBM RISC System/6000 Processor”, IBM Journal of Research and Development, pp. 111-119, Jan. 1990.
Anderson, et al, “The IBM System/360 Model 91: Floating-Point Execution Unit”, IBM Journal of Research and Development, vol. 11, pp. 34-53, Jan. 1967.
Schwarz, et al, “CMOS Floating-point Unit for the S/390 Parallel Enterprise Server G4”, IBM Journal of Research and Development, vol. 41, No. 4/5, pp. 475-488, Jul./Sep. 1997.
Aggarwal, et al, “Series Approximation Methods for Divide and Square Root in the Power3 Microprocessor”, Proceedings of the 14th IEEE Symposium on Computer Arithmetic, pp. 115-123, Apr. 1999.
Cornea-Hasegan, et al, “Correctness Proofs Outline for Newton-Raphson Based Floating-point Divide and Square Root Algorithms”, Proceedings of the 14th IEEE Symposium on Computer Arithmetic, pp. 96-104, Apr. 1999.
Even, et al, “A Parametric Error Analysis of Goldschmidt's Division Algorithm”, 16th IEEE Symposium on Computer Arithmetic, pp. 165-171, Jun. 2003.
Lemonds, Jr. Carl E.
Schulte Michael J.
Tan Dimitri
Advanced Micro Devices , Inc.
Malzahn David H
LandOfFree
Division with rectangular multiplier supporting multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Division with rectangular multiplier supporting multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Division with rectangular multiplier supporting multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2719707