Division and square root arithmetic unit

Details Division and square root arithmetic unit Division and square root arithmetic unit

2011-04-05

2011-04-05

Bullock, Jr., Lewis A (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

C708S500000, C708S504000, C708S650000, C708S490000

Reexamination Certificate

active

07921149

ABSTRACT:
A division and square root arithmetic unit carries out a division operation of a higher radix and a square root extraction operation of a lower radix. A certain bit number (determined on the basis of a radix of an operation) of data selected from upper bits of the output of a carry save adder and the output of the adder are input to convert the data into twos complement representation data, and the twos complement representation data is shifted a certain bit number (determined on the basis of the radix of the operation) to use the shifted data for a partial remainder of the next digit. Hence, a large number of parts such as registers of a divisor and a partially extracted square root can be commonly used in a divider and a square root extractor to realize an effective and high performance arithmetic unit.

REFERENCES:
patent: 4939686 (1990-07-01), Fandrianto
patent: 5023827 (1991-06-01), Kehl et al.
patent: 5128891 (1992-07-01), Lynch et al.
patent: 5386376 (1995-01-01), Girard et al.
patent: 5687106 (1997-11-01), Schwarz et al.
patent: 5787030 (1998-07-01), Prabhu et al.
patent: 6108682 (2000-08-01), Matheny
patent: 6490607 (2002-12-01), Oberman
patent: 7016930 (2006-03-01), Hinds et al.
patent: 7243119 (2007-07-01), Yamada et al.
patent: 04-227535 (1992-08-01), None
patent: 9-160758 (1997-06-01), None
patent: 10-187420 (1998-07-01), None
patent: 11-353158 (1999-12-01), None
patent: 2001-92639 (2001-04-01), None
patent: 2001-222410 (2001-08-01), None
patent: WO0229546 (2002-04-01), None
“167 MHz Radix-8 Divide and Square Root Using Overlapped Radix-2 Stages”, J. Arjun Prabhu and Gregory B. Zyner, 1995.
George S. Taylor, “Compatable Hardware for Division and Square Root”, 1981, University of California, p. 127-133.
Inui et al., A 250MHz CMOS Floating-Point Divider with Operand Pre-Scaling, 1999, pp. 17-18.
“167 MHz Radix-8 Divide and Square Root Using Overlapped Radix-2 Stages,” J. Arjun Prabhu et al., Proceedings Of The 12thSymposium Of Computer Arithmetic, Jul. 1995, pp. 155-162, XP-002372715.
“High-Radix Division and Square-Root With Speculation,” Jordi Cortadella et al., IEEE Transactions On Computers, vol. 43, No. 8, Aug. 1994, pp. 919-931, XP002372877.
“Algorithm for High Speed Shared Radix 4 Division and Radix 4 Square-Root,” Jan Fandrianto, Proceedings of The Symposium On Computer Arithmetic, May 19-21, 1987, Washington, IEEE Comp. Soc. Press, U.S. vol. Symp. 8, May 1987, pp. 73-79, XP000756189.
European Search Report.
“High Speed Arithmetic System of Computers” 1980, Kindai Kagaku Sha Co., Ltd., pp. 214-249.
Milos D. Ercegovac and Thomas Lang “On-the-Fly Conversion of Redundant Into Conventional Representations” IEEE Transactions on Computers, vol. C-36, No. 7, Jul. 1987, pp. 895-897.
Milos D. Ercegovac and Tomas Lang “Radix-4 Square Root Without Intial PLA” IEEE Transactions On Computers, vol. 39, No. 8, Aug. 1990, pp. 1016-1024.

Affiliated with

Also associated with

Rating

Division and square root arithmetic unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Division and square root arithmetic unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Division and square root arithmetic unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2620060