Divider circuits and methods using in-phase and quadrature...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Frequency or repetition rate conversion or control

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S115000, C327S360000, C377S047000

Reexamination Certificate

active

07403048

ABSTRACT:
Embodiments of the present invention include circuits and methods for dividing signals. In one embodiment the present invention includes a divider circuit comprising at least one first divider input receiving an in-phase (I+) signal, at least one second divider input receiving a complement of the in-phase (I−) signal, at least one third divider input receiving a quadrature (Q+) signal, and at least one fourth divider input receiving a complement of the quadrature (Q−) signal. In one embodiment, the lock range of a divider is improved by providing a first bias current greater than a second bias current.

REFERENCES:
patent: 5216295 (1993-06-01), Hoang
patent: 5945858 (1999-08-01), Sato
patent: 6072850 (2000-06-01), Ueno
patent: 6163181 (2000-12-01), Nishiyama
patent: 6242965 (2001-06-01), Pickering et al.
patent: 6348830 (2002-02-01), Rebeiz et al.
patent: 6411669 (2002-06-01), Kim
patent: 6433595 (2002-08-01), Tung et al.
patent: 6556056 (2003-04-01), Tung et al.
patent: 6683480 (2004-01-01), Zhang et al.
patent: 6686787 (2004-02-01), Ling
patent: 6810242 (2004-10-01), Molnar et al.
patent: 6842054 (2005-01-01), Wang
patent: 7187217 (2007-03-01), Marutani
patent: 2001/0022537 (2001-09-01), Melava et al.
patent: 2002/0039894 (2002-04-01), Yoshida et al.
patent: 2002/0097072 (2002-07-01), Wakada et al.
patent: 2003/0048117 (2003-03-01), Tung et al.
patent: 2003/0189449 (2003-10-01), Zhang et al.
patent: 2003/0193355 (2003-10-01), Leifso et al.
patent: 2004/0140831 (2004-07-01), Wang
patent: 2004/0229589 (2004-11-01), Behzad
patent: 2005/0104634 (2005-05-01), Fujishima
patent: 2005/0170806 (2005-08-01), Kim
Hung, et al. “Fully Integrated 5.35-GHz CMOS VCOs and Prescalers”, IEEE Transactions on Microwave Theory and Techniques, vol. 49, No. 1, Jan. 2001, pp. 17-22.
Fujishima, et al., “A 1.0V 10.2 CHz CMOS Frequency Divider with Differential Injection Locking”, IEEE Topical Conference on Wireless Communication Technology 2003, pp. 164-165.
Craninckx, et al., “A CMOS 1.8GHz Los-Phase-Noise Voltage-Controllered Oscillator with Prescaler”, IEEE International Solid-State Circuits Conference 1995, pp. 266-267.
Betancourt-Zamora, “1-GHz and 2.8-GHz CMOS Injection-locked Ring Oscillator Prescaller”, Symosium on VLSI Circuits, Kyoto, Japan, Jun. 14, 2001.
Office Action for U.S. Appl. No. 11/142,705 mailed Aug. 18, 2006.
Office Action for U.S. Appl. No. 11/142,705 mailed Mar. 28, 2007.
Notice of Allowance for U.S. Appl. No. 11/142,705 mailed Jul. 6, 2007.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Divider circuits and methods using in-phase and quadrature... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Divider circuits and methods using in-phase and quadrature..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Divider circuits and methods using in-phase and quadrature... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3964822

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.