Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Frequency or repetition rate conversion or control
Reexamination Certificate
2007-03-02
2010-02-02
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Frequency or repetition rate conversion or control
C327S218000
Reexamination Certificate
active
07656204
ABSTRACT:
A divider circuit comprises at least two clock edge controlled differential buffer store elements, each being clocked by complementary input clock signals, each comprising internal storage nodes which are pre-chargeable to a pre-charge potential, and each comprising a differential data input. The internal storage nodes of the buffer store elements are either pre-charged at the pre-charge potential or store a logic level, depending on the relevant input clock signals. The differential data inputs of one of the buffer store elements is connected to the internal storage nodes of the other buffer store element and pulsed signals can be tapped off at the internal differential storage node.
REFERENCES:
patent: 6690209 (2004-02-01), Cyrusian
patent: 7285985 (2007-10-01), Sasagawa et al.
patent: 7304576 (2007-12-01), Findlay et al.
patent: 2004/0008068 (2004-01-01), Kim
patent: 1 133 058 (2001-09-01), None
Yang, Lixin, et al. “A Non-Feedback Multiphase Clock Gnerator Using Direct Interpolation.” The IEEE 2002 45th Midwest Symposium on Circuits and Systems. Tulsa, Oklahoma. IEEE, Aug. 4-7, 2002. p. 4-7. (4 Pages).
Yang, Lixin, et al. “A Non-Feedback Multiphase Clock Generator Using Direct Interpolation.”The IEEE 2002 45thMidwest Symposium on Circuits and Systems. Tulsa, Oklahoma. IEEE, Aug. 4-7, 2002. p. 4-7. (4 Pages).
Nikolié, Borivoje, et al. “Improved Sense-Amplifier-Based Flip-Flop: Design and Measurements.”IEEE Journal of Solid-State Circuits. vol. 35, No. 6. IEEE, Jun. 2000. p. 876-884. (10 Pages).
Kim, Jin-Cheon, et al. “A Sense Amplifier-Based CMOS Flip-Flop with an Enhanced Output Transition Time for High-Performance Microprocessors.”6thInternational Conference on VLSI and CAD, ICVC '99. Seoul, South Korea. IEEE Oct. 26-27, 1999, p. 384-387. (4 Pages).
Henzler Stephan
Koeppe Siegmar
Donovan Lincoln
Infineon - Technologies AG
Maginot Moore & Beck
Rojas Daniel
LandOfFree
Divider circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Divider circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Divider circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4156103