Electrical pulse counters – pulse dividers – or shift registers: c – Systems – Pulse multiplication or division
Reexamination Certificate
2000-10-27
2002-05-14
Lam, Tuan T. (Department: 2816)
Electrical pulse counters, pulse dividers, or shift registers: c
Systems
Pulse multiplication or division
C377S047000, C327S115000
Reexamination Certificate
active
06389095
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
This invention relates to clock circuits, and has particular relation to circuits for producing an output clock signal (preferably in-phase and quadrature) which is one-third the frequency of an input clock signal.
2. Background Art
Modern digital equipment is clocked at increasingly fast speeds. At the same time, it is often necessary to clock some equipment at a clock frequency which is only a third of the frequency of an available signal. Three is not a power of two, and most digital architecture involves powers of two, so this is not a trivial exercise.
The following United States patents have addressed divide-by-three circuits:
Inventor
U.S. Pat. No.
Issue Date
Hughes
4,315,166
February 9, 1982
Clendening
4,348,640
September 7, 1982
Clendening et al.
4,366,394
December 28, 1982
Taylor
4,807,266
February 21, 1989
SUMMARY OF THE INVENTION
An apparatus is disclosed which provides divide-by-three capabilities using only two data flip-flops (DFFs), a NOR gate, and an OR gate. If the input clock signal is bi-phase (both in-phase and quadrature), bi-phase capabilities can be added with only two more DFFs and one more OR gate.
In its broadest aspect, an in-phase divide-by-three circuit comprises:
(a) a first data flip-flop (DFF) connected to receive, at a clock input, an in-phase input clock signal having an input frequency;
(b) a second DFF connected to receive:
(1) at a clock input, the in-phase input clock signal; and
(2) at a data input, a slave output from the first DFF;
(c) a NOR gate, connected:
(1) to receive:
(A) the slave output signal from the first DFF; and
(B) a slave output signal from the second DFF; and
(2) to apply a NOR output signal to a data input of the first DPF; and
(d) an OR gate, connected to receive:
(1) the slave output signal from the first DFF; and
(2) a master output signal from the second DFF;
whereby an output of the in-phase OR gate produces an output in-phase clock signal having an output frequency equal to one third of the input frequency.
REFERENCES:
patent: 4315166 (1982-02-01), Hughes
patent: 4348640 (1982-09-01), Clendening
patent: 4366394 (1982-12-01), Clendening et al.
patent: 4807266 (1989-02-01), Taylor
patent: 5552732 (1996-09-01), Huang
patent: 6157693 (2000-12-01), Jayaraman
patent: 63-76617 (1988-04-01), None
Brown Charles D.
Lam Tuan T.
Qualcomm Incorporated
Seo Howard
Wadsworth Philip R.
LandOfFree
Divide-by-three circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Divide-by-three circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Divide-by-three circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2882384