Distributing timers across processors

Details Distributing timers across processors Distributing timers across processors

2004-06-30

2008-12-02

Nguyen, Thuha T. (Department: 2153)

Electrical computers and digital processing systems: multicomput

Network-to-computer interfacing

C710S005000, C703S025000, C709S232000, C709S201000, C709S230000, C709S223000

Reexamination Certificate

active

07461173

ABSTRACT:
A method of maintaining network protocol timers in data structures associated with different respective processors in a multi-processor system. The timers accessed by a respective one of the processors include timers of connections mapped to the processor.

REFERENCES:
patent: 4484264 (1984-11-01), Friedli et al.
patent: 4945473 (1990-07-01), Holtey et al.
patent: 5166674 (1992-11-01), Baum et al.
patent: 5175818 (1992-12-01), Kunimoto et al.
patent: 5276899 (1994-01-01), Neches
patent: 5517662 (1996-05-01), Coleman et al.
patent: 5557744 (1996-09-01), Kobayakawa et al.
patent: 5768529 (1998-06-01), Nikel et al.
patent: 5884046 (1999-03-01), Antonov
patent: 5915088 (1999-06-01), Basawaiah et al.
patent: 6052737 (2000-04-01), Bitton et al.
patent: 6072803 (2000-06-01), Allmond et al.
patent: 6085277 (2000-07-01), Nordstrom et al.
patent: 6141701 (2000-10-01), Whitney
patent: 6345302 (2002-02-01), Bennett et al.
patent: 6360262 (2002-03-01), Guenthner et al.
patent: 6366583 (2002-04-01), Rowett et al.
patent: 6389468 (2002-05-01), Muller et al.
patent: 6427171 (2002-07-01), Craft et al.
patent: 6427173 (2002-07-01), Boucher et al.
patent: 6434620 (2002-08-01), Boucher et al.
patent: 6490631 (2002-12-01), Teich et al.
patent: 6631422 (2003-10-01), Althaus et al.
patent: 6671273 (2003-12-01), Beck
patent: 6675200 (2004-01-01), Cheriton et al.
patent: 6694469 (2004-02-01), Jalali et al.
patent: 6697868 (2004-02-01), Craft et al.
patent: 6738378 (2004-05-01), Tuck, III et al.
patent: 6751676 (2004-06-01), Fukuhara
patent: 6757725 (2004-06-01), Frantz et al.
patent: 6836813 (2004-12-01), Gulick
patent: 6904040 (2005-06-01), Salapura et al.
patent: 6947430 (2005-09-01), Bilic et al.
patent: 2003/0014544 (2003-01-01), Pettey
patent: 2003/0217231 (2003-11-01), Seidl et al.
patent: 2003/0233497 (2003-12-01), Shih
patent: 2004/0013117 (2004-01-01), Hendel et al.
patent: 2004/0030806 (2004-02-01), Pandya
patent: 2004/0042487 (2004-03-01), Ossman
patent: 2004/0225790 (2004-11-01), George et al.
patent: 2005/0078694 (2005-04-01), Oner
patent: 2005/0100042 (2005-05-01), Illikkal
patent: 2005/0125580 (2005-06-01), Madukkarumukumana et al.
patent: 2005/0138242 (2005-06-01), Pope et al.
patent: 2005/0223128 (2005-10-01), Vasudevan et al.
patent: 2005/0223134 (2005-10-01), Vasudevan et al.
patent: 2006/0004933 (2006-01-01), Sen et al.
patent: 03-035327 (1997-02-01), None
patent: WO 2005/104486 (2005-11-01), None
Unknown Authors; Transmission Control Protocol; Jul. 25, 2008; Wikipedia Database search result for Transmission Control Protocol.
Wikipedia, the free encyclopedia: Transmission Control Protocol; pp. 1-10.
Pending U.S. Appl. No. 10/883,362, filed Jun. 30, 2004; Sujoy Sen Office Action dated Dec. 6, 2006.
Minturn, et al: Addressing TCP/IP Processing Challenges Using the IA and IXP Processors; Intel Technology Journal, vol. 7, Issue 4, Nov. 14, 2003; pp. 39-50.
Scalable Networking: Network Protocol Offload—Introducing TCP Chimney; WinHEC 204 Version—Apr. 9, 2004; 31 pages.
Transmission Control Protocol; Darpa Internet Program; Protocol Specification; RFC: 793; Sep. 1981; 84 pages.
Pending U.S. Appl. No. 10/883,362; Final Office Action dated Aug. 22, 2006.
Regnier, G.; Minturn, D.; McAlpine, G.; Saletore, V.; Foong, A. ETA: Experience with an Intel Xeon Processor as a Packet Processing Engine. Proceedings of the 11th Symosium on High Performance Interconnects, Aug. 2003. pp. 76-82.
Foong et L: TCP Performance Re-Visited, Intel; Dep't of Computer Science, Duke U., Durham, NC 27708; IEEE 2003.
Microsoft: Scalable Networking: Network Protocol Offload-Introducing TCP Chimney, WinHEC 2004 Version—Apr. 9, 2004, pp. 1-30.
Srihari Makineni, et al., “Performance Characterization of TCP/IP Paket Processing in Commercial Server Workloads”, Network Architecture Labratory, Intel Corporation, 2003, pp. 33-41.
Non-Final Office Communication; U.S. Appl. No. 10/815,895, filed Mar. 31, 2004, mailing date Jan. 8, 2008, 18 pages.
Advisory Action Before the Filing of an Appeal Brief, U.S. Appl. No. 10/883,362, filed Jun. 30, 2004, mailing date Aug. 29, 2007, 3 pages.
Non-Final Office Action, U.S. Appl. No. 10/883,362, filed Jun. 30, 2004, mailing date Dec. 6, 2006, 10 pages.
Final Office Action, U.S. Appl. No. 10/883,362, filed Jun. 30, 2004, mailing date: Aug. 22, 2006, 9 pages.
Non-Final Rejection, U.S. Appl. No. 10/883,362, filed Jun. 30, 2004, mailing date: Apr. 3, 2006, 10 pages.

Affiliated with

Also associated with

Rating

Distributing timers across processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Distributing timers across processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributing timers across processors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4035200