Patent
1991-12-13
1995-02-07
Shaw, Dale M.
395325, G06F 1516
Patent
active
053882172
ABSTRACT:
Four clusters of 16 CPU's each are each associated with a solid state memory and a main memory. Each CPU is uniquely associated with a channel arbitrator which interconnects the associated CPU to serial ports. Each channel arbitrator is associated with a set of 16 serial channels. Each serial channel is in turn interconnected to a channel adapter which includes software and firmware adapted for interacting with a specific peripheral device. Each channel adapter also has software and firmware which is device-independent for data transfer with the channel arbitrator. The channel arbitrator includes a memory port for accessing main memory through the CPU, a port for accepting service requests and providing interrupts to the CPU's, direct memory access control logic, arbitration control logic, serial ports associated with the channel adapters, and a parallel port is associated with solid state memory. Direct memory access requests are queued at the channel while higher-priority serial transfer requests are serviced. Direct memory access is provide in 64-word blocks designated by perimeter packets indicating a number of blocks, starting address in main memory, starting address in solid state memory, and an indication of the direction of transfer.
REFERENCES:
patent: 3400372 (1968-09-01), Beausoleil et al.
patent: 3432813 (1969-03-01), Annunziata et al.
patent: 3618045 (1971-11-01), Campbell et al.
patent: 3725864 (1973-04-01), Clark et al.
patent: 3772656 (1973-11-01), Serracchioli et al.
patent: 3889237 (1975-06-01), Alferness et al.
patent: 3996564 (1976-12-01), Kerrigan et al.
patent: 4000487 (1976-12-01), Patterson et al.
patent: 4124889 (1978-11-01), Kaufman et al.
patent: 4258418 (1981-03-01), Heath
patent: 4271479 (1981-06-01), Cheselka et al.
patent: 4276594 (1981-06-01), Morley
patent: 4300193 (1981-11-01), Bradley et al.
patent: 4313160 (1982-01-01), Kaufman et al.
patent: 4403282 (1983-09-01), Holberger et al.
patent: 4458316 (1984-07-01), Fry et al.
patent: 4460959 (1984-07-01), Lemay et al.
patent: 4543627 (1985-09-01), Schwab
patent: 4771378 (1988-09-01), Halford
patent: 4807121 (1989-02-01), Halford
patent: 4821170 (1989-04-01), Bernick et al.
patent: 5168547 (1992-12-01), Miller et al.
Benzschawel Gary E.
Chen Steven S.
Heidtke Lonnie R.
Simmons Fredrich J.
Spix George A.
Cray Research Inc.
Kim Sang Hui
Shaw Dale M.
LandOfFree
Distributing system for multi-processor input and output using c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributing system for multi-processor input and output using c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributing system for multi-processor input and output using c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1116739