Boots – shoes – and leggings
Patent
1981-06-10
1985-03-05
Chan, Eddie P.
Boots, shoes, and leggings
375106, 371 61, 365233, G06F 104
Patent
active
045034907
ABSTRACT:
A timing system, for distributing clock signals in a synchronous processing system having plural processing sections, includes a central clock circuit and a plurality of section clock circuits, each section clock circuit being located in and associated with a different one of the processing sections. Each section clock circuit is arranged to respond to a system clock signal for stepping through a plurality of states including a state common to the plurality of section clock circuits. An arrangement, responsive to the system clock signal, produces and transmits to the plurality of section clock circuits a synchronization signal that routinely sets the plurality of section clock circuits to the common state. The timing system may further include an arrangement for controlling suspension of processing in the plural processing sections.
REFERENCES:
patent: 3443070 (1969-05-01), Derby et al.
patent: 3715729 (1973-02-01), Mercy
patent: 3761884 (1973-09-01), Arsan et al.
patent: 3774157 (1973-11-01), Tsui
patent: 3919695 (1975-11-01), Gooding
patent: 3932847 (1976-01-01), Smith
patent: 4050096 (1977-09-01), Bennett et al.
patent: 4063308 (1977-12-01), Collins et al.
patent: 4099241 (1978-07-01), Ossfeldt
patent: 4104720 (1978-08-01), Gruner
patent: 4368514 (1983-01-01), Persaud
patent: 4419739 (1983-12-01), Blum
AFIPS Conf. Proc., vol. 27, Part 1, 1965 Fall Joint Comptr. Confr. "Circuit Implementation of High-Speed Pipeline Systems", pp. 489-504.
ISSCC '80-Digest of Tech. Papers., Feb. 13, 1980, "A Digital Signal Processor for Telecommunications Applications," pp. 44-45.
ICASSP '80-Proceedings, vol. 1 of 3, Apr. 9, 1980, "An LSI Digital Signal Processor", pp. 383-385.
ICC '80 Confr. Record, vol. 1 of 3, Jun. 1980, "An Integrated Circuit Digital Signal Processor", pp. 11.1.1-11.1.5.
ICCC '80 Proceedings, vol. 2 of 2, Oct. 1, 1980, "Logic and Fault Simulations of the DSP, a VLSI Dig. Signal Processor," pp. 948-952.
AT&T Bell Laboratories
Chan Eddie P.
Havill Richard B.
LandOfFree
Distributed timing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributed timing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed timing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1737819