1995-06-12
2000-08-29
Eng, David Y.
G06F 922
Patent
active
061120197
ABSTRACT:
A distributed instruction queue (DIQ) in a superscalar microprocessor supports multi-instruction issue, decoupled data flow scheduling, out-of-order execution, register renaming, multi-level speculative execution, and precise interrupts. The DIQ provides distributed instruction shelving without storing register values, operand value copying, and result value forwarding, and supports in-order issue as well as out-of-order issue within its functional unit. The DIQ allows a reduction in the number of global wires and replacement with private-local wires in the processor. The DIQ's number of global wires remains the same as the number of DIQ entries and data size increases. The DIQ maintains maximum machine parallelism and the actual performance of the microprocessor using the DIQ is better due to reduced cycle time or more operations executed per cycle.
REFERENCES:
patent: 3924245 (1975-12-01), Eaton et al.
patent: 4725947 (1988-02-01), Shonai et al.
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4752873 (1988-06-01), Shonai et al.
patent: 4780810 (1988-10-01), Torii et al.
patent: 4896258 (1990-01-01), Yamaguchi et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5050067 (1991-09-01), McLogan et al.
patent: 5122984 (1992-06-01), Strehler
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5208914 (1993-05-01), Wilson et al.
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5345569 (1994-09-01), Tran
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5367703 (1994-11-01), Levitan
patent: 5371684 (1994-12-01), Iadonato et al.
patent: 5414822 (1995-05-01), Saito et al.
patent: 5619730 (1997-04-01), Ando
Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Function Unit, Pipelined Computers", 1990 IEEE, pp. 349-359.
"An Efficient Algorithm for Exploring Multiple Arithmetic Units," Tomasulo IBM Journal, Jan. 1967, pp. 25-33.
"Implementation of Precise Interrupts In Pipelined Processors," James E. Smith Andrew R. Pleszkun,.COPYRGT. 1985 IEEE, pp. 36-44.
"Instruction Issue Logic in Pipelined Supercomputers", Shlomo Weiss & James E. Smith, .COPYRGT. 1984 IEEE, Transactions on Computers, vol. c-33, No. 11, pp. 1012-1022 Nov. 1984.
"The Metaflow Architecture", Popescu et al, IEEE Micro, .COPYRGT. 1991 IEEE, pp. 10-13, 63-73.
Alford Cecil O.
Chamdani Joseph I.
Eng David Y.
Georgia Tech Research Corp.
LandOfFree
Distributed instruction queue does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributed instruction queue, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed instruction queue will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1257423