Patent
1997-04-16
1998-10-13
Eng, David Y.
G06F 928
Patent
active
058225560
ABSTRACT:
A distributed completion control system for a microprocessor is disclosed. The system comprises a plurality of dispatch units, each of the dispatch units further comprises a dispatch queue responsive to a fetched address for receiving instructions; a plurality of control dependent tags; and means for indicating that the control dependent tags have been assigned to the appropriate instructions. The system further includes a plurality of execution units for receiving the instructions and the control dependent tags.
REFERENCES:
patent: 4149243 (1979-04-01), Wallis
patent: 4635186 (1987-01-01), Oman et al.
patent: 4740895 (1988-04-01), Sargent et al.
patent: 4762253 (1988-08-01), Bluhm et al.
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4991090 (1991-02-01), Emma et al.
patent: 5127104 (1992-06-01), Dennis
patent: 5151981 (1992-09-01), Westcott et al.
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5497499 (1996-03-01), Garg et al.
Lingtao Wang and Chuan-lin Wu, "Distributed Instruction Set Computer Architecture", IEEE Transactions on Computers, vol. 40, No. 8, pp. 915-933, Aug. 1991.
Keith Diefendorff and Michael Allen, Organization of the Motorola 88110 Superscalar RISC Microprocessor, IEEEMicro, No. 2, pp. 40-63, Apr. 12, 1992.
Olson Christopher Hans
Potter Terence Matthew
Vaden Michael Thomas
Eng David Y.
International Business Machines - Corporation
McBurney Mark E.
LandOfFree
Distributed completion control in a microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributed completion control in a microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed completion control in a microprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-324094