Distributed clocking system

Details Distributed clocking system Distributed clocking system

1991-09-26

1996-11-19

Chin, Stephen

Pulse or digital communications

Synchronizers

Network synchronizing more than two stations

370 583, H04L 700

Patent

active

055770754

ABSTRACT:
A clocking mechanism with improved fault tolerance for synchronizing a distributed processing system includes a plurality of distributed clock sources. Each clock source may operate as a master clock for synchronizing the operations of the entire system or as a slave to an external clock while remaining available, in a backup capacity, to operate as a master clock in the event of a failure in the previous master clock. A clock selection mechanism is provided in each distributed switch element for selecting the best clock available to each switch element for synchronization. A failure recovery mechanism is provided with fast and automatic recovery in the event of a failure in a master clock. A data extraction mechanism is also provided capable of sampling a bit stream that is not phase-aligned, even in the presence of timing jitter and pulse width distortion, and having provisions for detecting a bit slip.

REFERENCES:
patent: 4142069 (1979-02-01), Stover
patent: 4173713 (1979-11-01), Giesken et al.
patent: 4201889 (1980-05-01), Lawrence et al.
patent: 4201891 (1980-05-01), Lawrence et al.
patent: 4317962 (1982-03-01), Cox et al.
patent: 4736393 (1988-04-01), Grimes et al.
patent: 4817085 (1989-03-01), De Prycker
patent: 4903260 (1990-02-01), Boettle et al.
patent: 4916690 (1990-04-01), Barri
patent: 4939752 (1990-07-01), Literati et al.
patent: 4998275 (1991-03-01), Braunstein et al.
patent: 5068877 (1991-11-01), Near et al.
patent: 5153874 (1992-10-01), Kohno
"Implementation of a 16 to 16 Switching Element for ATM Exchanges," by P. Barri et al., IEEE Journal on Selected Areas in Communications, vol. 9, No. 5, pp. 751-757 (Jun. 1991).
"Effects of Output Buffer Sharing on Buffer Requirements in an ATDM Packet Switch," by A. E. Eckberg et al., AT&T Bell Laboratories, Holmdel, New Jersey 07733, pp. 459-465 (IEEE 1988).
"Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Tests," by Jens U. Horstmann et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 1 pp. 146-157 (Feb. 1989).
"Input v. Output Queueing on a Space-Division Packet Switch," by Mark J. Karol et al., IEEE Global Telecommunications Conference, Conference Record, vol. 2, Session 19.4, pp. 659-665 (Dec. 1986).
"Metastable Behavior in Digital Systems," by Lindsay Kleeman et al., IEEE Design & Test of Computers, pp. 4-19 (Dec. 1987).
"A Shared Buffer Memory Switch for an ATM Exchange," by Hiroshi Kuwahara et al., pp. 118-122 (IEEE 1989).
"System 12: Review of the Fundamental Concepts," by R. Van Malderen, Electrical Communication, vol. 59, No. 1/2, pp. 20-28 (1985).
"Large-Scale ATM Multistage Switching Network with Shared Buffer Memory Switches," by Yoshito Sakurai et al., IEEE Communications, vol. 29, No. 1 pp. 90-96 (Jan. 1991).
"The Behavior of Flip-Flops Used as Synchronizers and Prediction of Their Failure Rate," by Harry J. M. Veendrick, IEEE Journal of Solid-State Circuits, vol. 1 SC-15, No. 2 pp. 169-176 (Feb. 1989).

Affiliated with

Also associated with

Rating

Distributed clocking system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Distributed clocking system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed clocking system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-546958